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ABSTRACT
As renewable energy sources and storage technologies become increasingly common-
place on the power grid, the number of power electronic inverters can be expected
to grow. Since power delivery can be easily controlled with power electronic circuits,
inverters oﬀer a wealth of opportunities in the coordination of highly distributed ac
power systems. This dissertation is focused on the development of inverter coordi-
nation methods such that system distortion is reduced and stability is maintained.
In particular, a method of switch interleaving is developed such that the distortion
generated by a system of inverters is canceled. This method is applied to series
connected H-bridge inverters which interface a distributed system of dc sources to
an ac load. The resulting system can employ a very low switching frequency and
small output ﬁlter while maintaining a low distortion ac output. A control system is
developed which manages the cascaded H-bridge inverters during uniform and non-
uniform conditions at the dc inputs. In addition, switch interleaving is applied to
a system of parallel connected inverters. A closed-form expression is derived which
describes the total current generated by a system of parallel interleaved converters.
This result is presented with a level of generality such that it can be applied to both
dc-dc and inverter systems.
A technique for coordinating parallel inverters in a microgrid is formulated such
that they are able to synchronize their ac outputs. The resulting microgrid is modu-
lar and does not require communication between inverters. A theoretical framework
is developed which leads to a suﬃcient condition for inverter synchronization. It is
shown that the synchronization condition is independent of the number of parallel
inverters and the load parameters. Throughout the thesis, experimental and simu-
lation results are used to substantiate the analytical results and illustrate the merit
of the proposed techniques.
ii
To my wife, family, and friends.
iii
ACKNOWLEDGMENTS
I would like to express my sincere gratitude to my adviser, Professor Philip Krein. I
am grateful for his advice and feel privileged for having had the opportunity to work
with him.
I want to thank Professor Alejandro Dominguez-Garcia. His level of mathemat-
ical rigor and attention to detail taught me a lot about what research should be
about. Professor Robert Pilawa's assistance was instrumental in getting several of
my experiments oﬀ the ground. I am also grateful to Professor Pete Sauer for his
willingness to drop whatever he was working on and listen to my concerns. An ac-
knowledgment must also be given to Patrick Chapman for accepting me into the
power program in the ﬁrst place. Given that I had a B.S. in physics and no formal
engineering background in 2008, I am glad he gave me a chance.
The material on synchronization could not have been completed without the as-
sistance of Abdullah Hamadeh and Sairaj Dhople. I especially enjoyed Abdullah's
graciousness and openness as he helped me understand and apply his theories. It
was during those hours sketching things out on the chalkboard that Sairaj and I
came to a deeper understanding of synchronization.
Lastly, I would like to thank my friends, wife, and family for their support over
the past several years. I am especially grateful towards my wife, Mandy, for her
willingness to leave everything she knows and travel over a thousand miles away
from home to stand by my side.
iv
TABLE OF CONTENTS
Chapter 1 INTRODUCTION . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1 Trends in Distributed Power Electronic Systems . . . . . . . . . . . . 2
1.2 Scope of the Dissertation and Previous Work . . . . . . . . . . . . . 5
1.3 Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Chapter 2 BACKGROUND . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.1 Inverters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.2 Photovoltaics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.3 Closed-Loop Inverter Control . . . . . . . . . . . . . . . . . . . . . . 20
Chapter 3 INTERLEAVED AND CASCADED H-BRIDGES . . . . . . . . 26
3.1 Interleaved and Cascaded H-bridge Inverters . . . . . . . . . . . . . . 26
3.2 Control for Grid-Connected PV . . . . . . . . . . . . . . . . . . . . . 29
3.3 Simulation Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
3.4 Experimental Results . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
3.5 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Chapter 4 PARALLEL INTERLEAVED INVERTERS . . . . . . . . . . . . 49
4.1 Single Inverter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
4.2 System of Parallel Interleaved Inverters . . . . . . . . . . . . . . . . . 50
4.3 Superposition of N Interleaved Triangular Waveforms . . . . . . . . 52
4.4 Experiment: Interleaved Grid-Connected Inverters . . . . . . . . . . 55
4.5 PV Systems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
4.6 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Chapter 5 SYNCHRONIZATION OF NONLINEAROSCILLATORS COU-
PLED THROUGH AN LTI NETWORK . . . . . . . . . . . . . . . . . . . 66
5.1 Preliminaries . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
5.2 Conditions for Global Asymptotic Synchronization . . . . . . . . . . 70
5.3 System of Deadzone Oscillators . . . . . . . . . . . . . . . . . . . . . 79
5.4 Case Studies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
5.5 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
v
Chapter 6 VIRTUAL OSCILLATOR CONTROL OF SINGLE-PHASE
INVERTERS IN A MICROGRID . . . . . . . . . . . . . . . . . . . . . . . 92
6.1 Approach . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
6.2 System Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
6.3 Control Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
6.4 Experimental Results . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
6.5 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
Chapter 7 CONCLUDING REMARKS AND FUTURE WORK . . . . . . . 113
7.1 Future Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
Appendix A DERIVATION, PROOF, AND PROTOTYPES . . . . . . . . . 116
A.1 Derivation of Results in Section 4.3 . . . . . . . . . . . . . . . . . . . 116
A.2 Proof for Corollary 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
A.3 Hardware Prototypes . . . . . . . . . . . . . . . . . . . . . . . . . . . 129
REFERENCES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141
vi
Chapter 1
INTRODUCTION
As the amount of distributed resources on the power grid grows, power electronic
inverters will become increasingly ubiquitous. This follows from the fact that an in-
verter is needed to perform dc-ac power conversion whenever any dc energy resource
is interfaced to the ac grid. Of particular importance to the modernizing energy
infrastructure is the growing penetration of photovoltaics, batteries, fuel-cells, and
other types of dc energy sources. Photovoltaics play a central role in the transi-
tion towards sustainable energy sources, and electric vehicles oﬀer an unprecedented
opportunity for the widespread grid-integration of energy storage. Since power de-
livery can be easily controlled with power electronic circuits, inverters oﬀer a wealth
of opportunities in the coordination of highly distributed ac power systems
Microgrids are a natural extension of the distributed and renewable energy set-
ting. A microgrid is a decentralized electrical power system composed of generation,
storage, and loads that can operate independent of the bulk power system. As
envisioned, the future infrastructure could be composed of a large number of inter-
connected microgrids which each contain energy resources and storage. Microgrids
are poised to become a valuable technology in the distributed generation domain
and are expected to provide several system-level advantages including: increasing
renewable integration, reducing transmission and distribution losses, and ensuring a
reliable power supply to loads in mission-critical applications.
This work is focused on the control, design, and analysis of distributed inverter
systems for both grid-connected and microgrid systems. The central theme of this
dissertation is the development of appropriate inverter coordination methods such
that desired objectives are met. We introduce notions which depart from the con-
ventional single-converter design paradigm in order to consider inverter systems as
an integrated whole. In particular, methods of inverter switch interleaving are de-
veloped such that the distortion generated by a system of inverters is reduced. This
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method is applied to both parallel and series connected inverters. Furthermore, tech-
nique for coordinating parallel inverters in a microgrid is developed such that they
are able to synchronize their ac output without communication between inverters. A
theoretical framework is developed which leads to a suﬃcient condition for inverter
synchronization. Throughout much of the thesis, PV applications will be used to
demonstrate the proposed techniques.
1.1 Trends in Distributed Power Electronic Systems
As the shift towards renewable energy sources is made, the power system will need
to become increasingly decentralized. This follows from the fact that renewable
energy sources, such as wind and solar, tend to be geographically diﬀuse. Within the
renewable energy sector, the PV market has seen considerable growth in recent years
and has been a large driver of advancements in power electronic technologies. In this
section, an overview of recent advances in distributed power electronic architectures
in grid-connected PV and microgrid systems is given.
1.1.1 Photovoltaic Power Conversion
AC Grid
(a) (b)
#1 #2 #N
AC Grid
(c)
AC Grid
#1 #2 #N
#1 #2 #N
Figure 1.1: Diagram of PV power conversion architectures. The series string
topology (a), a cascaded dc-dc optimizer system (b), and a microinverter system
(c).
The centralized inverter topology, which is shown in Fig. 1.1(a), is the most con-
2
ventional type of dc-ac conversion system for PV. In this type of system, a collection
of PV modules are connected in series until a suﬃciently high voltage is attained.
The central inverter performs maximum power point tracking (MPPT) on the PV
string while simultaneously regulating the ac current at its output. In such a system,
it is possible for a small section of mismatched PV cells to severely aﬀect the power
output of such a system. This eﬀect can be caused by partial shading, degradation,
manufacturing variation, and damage.
Generally speaking, a fundamental challenge associated PV systems is the mis-
match of iv characteristics among series connected PV cells. Traditionally, the
undesired eﬀects of mismatch are mitigated by placing bypass diodes across groups
of PV cells. With this approach, a weak group of solar cells is circumvented if
there is suﬃcient mismatch. However, it has been shown in [1,2] that energy harvest
can be strongly impacted during partial shading despite the use of bypass diodes.
To overcome the drawback, interest in distributed power electronic architectures has
grown.
The cascaded dc-dc optimizer system in Fig. 1.1(b) consists of N series connected
dc-dc converters [2]. Each converter performs MPPT on the set of PV cells at
its input. The entire system is then interfaced to the grid through a centralized
inverter. Several variations of this topology have been developed and an alternative
approach called diﬀerential power processing is introduced in [3]. Although the dc-
dc optimizer system maximizes power output during partial shading, the central
inverter suﬀers from lower reliability due to the presence of low-cost electrolytic
decoupling capacitors which are prone to drying. As a result, the central inverter
typically needs to be replaced multiple times during the lifetime of the system.
Module-level inverters called microinverters have attracted signiﬁcant interest in
recent years [47]. This type of system, as illustrated in Fig. 1.1(c), is composed
of several module-level inverters connected in parallel. As with the dc-dc optimizer
system, module-level MPPT reduces the impact of mismatch on energy harvest and
the presence of local electronics enables monitoring and diagnostics at the panel.
Most importantly, because the central inverter is eliminated from the system, there
is no single point of failure. Since inverters can be added and removed as necessary,
system modularity is maximized. Some recent microinverter designs have eliminated
the use of electrolytic capacitors entirely and transitioned to long-lifetime ﬁlm capac-
itors. As a result, a highly reliable microinverter PV system can be achieved. Since
microinverters typically have slightly lower power conversion eﬃciencies in compar-
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ison to centralized inverters, they are most beneﬁcial in installations where shading
and mismatch are prevalent.
1.1.2 Microgrid Systems
PV Fuel Cells
grid
EV Batteries
control
PWM
Load
1
Load
2
Load
N
control
PWM
control
PWM
Figure 1.2: A microgrid composed of parallel inverters connected across a load.
Given the growing penetration of storage and energy resources at the distribution
level, research interest in microgrids has grown signiﬁcantly. Consider the system
in Fig. 1.2 which is composed of local loads and a heterogeneous set of dc energy
sources which are interfaced by inverters. A microgrid such as this is able to separate
from the grid-utility in the event of a black-out or abnormal grid conditions and
provide uninterrupted power to its local loads. When the microgrid is operating
independently of the grid, it is said to be islanded. In order for the system of
inverters to provide energy within the islanded system, they must be able to maintain
synchronization in the absence of the grid voltage or a generator. Furthermore, the
inverter system must provide voltage and frequency regulation. In general, design
objectives of microgrids are typically focused on minimizing communication [8, 9],
maintaining stability [1012], and ensuring inverters share the load in proportion to
their ratings [13].
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1.2 Scope of the Dissertation and Previous Work
This dissertation will be primarily focused on controlling and analyzing the multi-
inverter systems shown in Fig. 1.3. In particular, the scope of investigation will be
limited to:
• Coordinating the switching action of multiple inverters such that the distortion
generated by the system is reduced
• Controlling a system of parallel inverters such that they are able to synchronize
their ac outputs and form an islanded microgrid without communication
(b)(a)
#1 #2 #N
#1 #2 #N
AC Load AC Load
Figure 1.3: Diagram of multi-inverter system architectures. System of cascaded
inverters is given in (a) and a parallel inverter system is shown in (b).
In this work, the ﬁrst challenge is addressed by phase-shifting the pulse with modu-
lation (PWM) carrier signal corresponding to each inverter such that they are inter-
leaved. With this approach, emphasis is placed on reducing the distortion generated
by the system rather than the individual inverter.
In particular, the system of cascaded inverters in Fig. 1.3(a) can be used to create
a larger system called a multilevel inverter. By leveraging the distributed structure of
the system and the beneﬁts of interleaving, it is possible to synthesize a low distortion
ac waveform while employing a very low switching frequency and small output ﬁlter.
Furthermore, since each inverter is interfaced with an isolated dc energy source,
this type of system can be readily applied towards PV. A portion of the presented
work will be aimed towards developing a control system which manages non-uniform
power generation among the dc energy sources.
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Switch interleaving is also applied to the parallel system of inverters in Fig. 1.3(b).
With the proposed technique, the distortion introduced by each inverter cancels once
the currents combine at the ac load. Investigation will be particularly focused on
developing an mathematical framework for analyzing ripple cancellation in parallel
converter systems.
Investigation will also be focused on developing a method for controlling a system
of parallel inverters such that they form a stable microgrid island. In particular, the
objective will be to develop a control scheme that does not require communication
between inverters (beyond the coupling inherently introduced by the electrical net-
work). Investigation will be limited to microgrids formed by parallel inverters with
identical ratings.
1.2.1 Literature Review
Multilevel Inverters:
Multilevel inverters can in general be categorized into three distinct circuit topolo-
gies: i) diode-clamped inverters, ii) ﬂying-capacitor inverters, and iii) cascaded H-
bridge inverters [1416]. The ﬁrst two types of circuits are generally used in three-
phase systems in medium voltage (2.3 kV, 3.3 kV, 4.16 kV, or 6.9 kV) industrial ap-
plications and the cascaded H-bridge system is used in single-phase systems with
isolated dc sources. Before describing the cascaded H-bridge topology and how it
relates to the work presented here, a brief outline of the challenges associated with
multilevel inverters will be given.
An equivalent circuit of a 5-level diode-clamped circuit is shown in Fig. 1.4. In
a typical application, there is a single dc source which is connected across a stack
of capacitors and the control objective is to balance the capacitor voltages while
managing the ac output [17,18]. If the midpoint of the capacitor stack (between C2
and C3 in Fig. 1.4) acts as a neutral point, then each phase can generate a voltage
of 0V, ±1Vcap, ±2Vcap,. . ., ±N2 Vcap, where N is even and it is assumed that each
capacitor has an identical voltage equal to Vcap. In general, N+1 voltage levels with
respect to neutral are possible at each phase in the diode-clamped inverter. Because
the number of switch conﬁgurations is large, a sophisticated control system is needed
to manage capacitor charges while controlling the semiconductor devices.
In [1923], a variety of control strategies have been developed which manage ca-
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Figure 1.4: Equivalent circuit of a 5-level diode-clamped multilevel inverter,
from [18]. The switches in the actual circuit are made up of interconnected diodes
and power transistors.
pacitor balancing in the diode-clamped multilevel inverter. In particular, a controller
was developed in [18] which relies on a real-time assessment of the energy stored in
each capacitor in conjunction with space vector PWM techniques to generate the
switch states. Despite the use of such sophisticated techniques, it has been shown
that the diode-clamped multilevel inverter has a limited operating regime where
stability is maintained [18, 22]. Similar diﬃculties with ﬂying capacitor multilevel
inverters are outlined in [2427].
In this dissertation, the primary focus will be distributed dc-ac power conversion
in single-phase PV systems. However, the diode clamped-inverter and ﬂying ca-
pacitor topologies are generally used to deliver power from a single dc source to a
three-phase ac load. Furthermore, as stated above, there are several complications
associated with capacitor balancing in the diode-clamped and ﬂying-capacitor mul-
tilevel topologies. Given that a PV system naturally provides a large number of
isolated dc sources (groups of solar cells), the cascaded H-bridge inverter topology
in Fig. 1.5 oﬀers an attractive alternative.
One common method of controlling this type of system is referred to as carrier
disposition. This variation of standard sine-triangle PWM is based on utilizing N
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2
dc
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Figure 1.5: Cascaded H-bridge inverter system.
level-shifted and scaled carrier signals which correspond to the N inverters [2830].
One signiﬁcant drawback of this method is that the power delivered by the cascaded
inverters is diﬃcult to control. In particular, inverters near the middle of the stack
tend to deliver more power than the remaining inverters. Recent attempts at correct-
ing this deﬁciency involve the use of variable oﬀsets among carrier waveforms [30].
In this work, it is proposed that a system of cascaded PV inverters be controlled
using N pairs of interleaved carriers with 3-level PWM [31]. In existing literature,
this is generally referred to as phase-shifted PWM [28, 32]. With this approach,
each of the N inverters utilizes a carrier signal which is phase-shifted by a unique
multiple of TN , where T is the carrier period. With this type of implementation,
the power delivered by each inverter can be easily controlled to accommodate non-
uniform power generation among the PV at the inputs. Since the conditions at each
dc input can be controlled [31], it is possible to perform MPPT on each set of PV
cells despite mismatch.
Similar approaches to the proposed method have been given in [3335]. In [33,34],
the power delivered by each inverter is adjusted by multiplying a reference signal
for the modulation waveforms with a factor which depends on the measured power
at each PV input. Unfortunately, experimental results are not given. Recently, a
method was proposed in [35] where the control parameters are adjusted as the power
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generated by each set of PV cells changes. In general, previous work has been focused
on small numbers of series-connected inverters. In this work, the aim is to formulate
a technique which can be applied to an arbitrarily large number of inverters.
Parallel Interleaved Converters:
dc
source
1
converter
dc
source
2
converter
dc
source
N
converter
load
Figure 1.6: Parallel interleaved inverters controlled for ripple cancellation.
Research on switch interleaving of parallel power converters is well established
[3640]. Interleaving in dc-dc converters began receiving signiﬁcant attention in
the 90's but seminal ideas for the interleaving concept can be traced back decades
earlier [41]. As illustrated in Fig. 1.6, the general idea is to stagger the switch
transitions of multiple parallel connected converters such that the current ripple
introduced by each converter cancels when entering the load. In general, the amount
of cancellation depends on the number of converters, the shape of the ripple, and the
degree of uniformity among the individual converters. Previous attempts at deriving
a closed-form expression for the net load ripple have had limited success. In [36],
the net ripple amplitude was derived in terms of a ﬁnite series. Several methods
have been introduced [37, 42] to attain an estimate of the net current. However,
these results do not lead to a closed-form expression and sometimes involve iterative
techniques. Recently, ﬂoor and ceiling functions were used in an attempt to derive
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the ripple amplitude [43]. However, the resulting estimation in [43] does not agree
with established measurements.
Traditionally, switch interleaving has been applied in systems of parallel buck
and boost converters. Depending on the application, interleaving can be used to
minimize ripple either at the input or output of the system. In [44,45], multiple boost
converters are placed in parallel at the input such that the ripple extracted from the
single dc source is minimized. This method has been frequently used to minimize the
ripple extracted from a PV module [4648]. Countless other applications of ripple
minimization in dc-dc systems exist. Previous work on interleaved parallel inverters
has been rather limited. In [4952] it was assumed that either all inverters share
a common dc input source or that the number of interleaved inverters is small. In
this work, it is proposed that the interleaving technique be applied to N parallel
inverters such that output distortion is minimized. A closed-form analytical result
is derived which is generalized to arbitrary N .
Inverter-Based Microgrids:
As outlined in [8], existing microgrid control techniques can be broadly classiﬁed
as being based on either master/slave, current sharing, or droop methods. One
signiﬁcant drawback of the master/slave and current sharing method is that they
require a communication network which introduces a single point of failure in the
system. Speciﬁcally, the master/slave method is based on selecting one master
inverter to regulate the system voltage while the remaining slave inverters inject
current into the system [5356]. In such a system, one of the slave inverters must
immediately assume the role of the master inverter if the original master inverter
fails. This feature necessitates a communication network which can dynamically
reassign inverter functionality. Alternatively, the current sharing method requires
the total load current to be sensed. The load current is then divided by the number
of inverters in the system and each inverter is then controlled to deliver its portion
of the total current [5760]. Because the master/slave and current sharing methods
both require system-level control, they do not oﬀer a genuinely distributed plug and
play approach to microgrid design.
In recent years, droop control has emerged as the predominant microgrid inverter
control technique which requires no explicit communication [61, 62]. This method,
as originally proposed in [63], is based on controlling an inverter such that the fre-
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quency and output voltage are inversely proportional to the real and reactive power
output, respectively [8, 6466]. These relations, which are generally referred to as
the P -ω and Q-V droop equations, are similar to the physical behavior exhibited by
a conventional synchronous generator in a power system. As a result, a system of
droop controlled inverters mimics the behavior of a system of synchronous genera-
tors [66, 67]. Droop control has been applied to both three-phase and single-phase
systems [68] and recent eﬀorts are largely focused on improving sharing accuracy
among inverters [69, 70]. Several modiﬁcations to the original P -ω and Q-V droop
relations have been proposed in [71]. Recently, it has been shown that droop con-
trolled inverters can be analyzed as coupled Kuramoto oscillators and that a suﬃcient
condition for convergence and system stability can be attained [67,72,73].
In this work, an alternative control technique based on coupled oscillator theory
is presented. Using a method called virtual oscillator control, each inverter will be
controlled to behave as a nonlinear oscillator circuit. The proposed synchronization-
based method diﬀers from droop-control in several respects. In particular, the pro-
posed control:
• Does not require computation of the real and reactive power output.
• Maintains system frequency regardless of load ﬂuctuations.
• Does not require an explicit phase angle and voltage amplitude command for
the inverter ac output.
• Can be guaranteed to synchronize over all initial conditions.
1.3 Organization
This work presents methods coordinating the behavior of distributed inverter sys-
tems to achieve system-level objectives. In particular, an emphasis is placed on
methods for distortion cancellation and control of inverter based microgrids. Chap-
ter 2 presents foundational concepts of inverters, PWM, PV, and control that will
be utilized throughout the rest of the dissertation.
In Chapter 3, a method of controlling a system of cascaded inverters is proposed
such that energy generated by multiple dc sources is delivered to an ac load. The
proposed control is able to accommodate non-uniform power generation among a
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system of PV elements at the inputs such that each PV source is operated at its
maximum power point and system stability is maintained. Furthermore, a low-
distortion output waveform can be generated while employing a very low switching
frequency and small output ﬁlter. The proposed control is developed such that it can
be applied to very large numbers of cascaded H-bridge inverters. Both simulation
and experimental are presented.
An investigation of switch interleaving in parallel inverter systems is carried out
in Chapter 4. The main contribution of this chapter is the formulation of a closed-
form expression which can be used to assess ripple cancellation among N parallel
connected converters. The resulting expression is general and can be used to analyze
both dc-dc systems and inverters. Combining the advantages of switch interleaving
with the latest advances in PV cell technology, a three-phase microinverter design is
also proposed.
Chapters 5 and 6 are both focused on developing a method for controlling N
parallel inverters such that they form a stable islanded microgrid. The proposed
control scheme does not require communication between inverters beyond the cou-
pling inherently introduced by the electrical network. In Chapter 5, we derive a
suﬃcient condition for the synchronization of N parallel oscillators coupled in a
network with linear time-invariant (LTI) circuit elements (resistors, capacitors, in-
ductors, and transformers). It is shown that the condition is independent of the
number of oscillators and the load parameters. Theoretical results are applied in
Chapter 6 where a design procedure and method for hardware implementation are
developed. A method for adding inverters into an energized microgrid is also intro-
duced. Both simulation and experimental case studies are presented to validate the
analytical results and demonstrate the proposed application.
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Chapter 2
BACKGROUND
Fundamental principles of inverters, PWM, control, and PV will be described in this
chapter.
2.1 Inverters
Throughout the dissertation, it will be necessary to describe and analyze triangular
waveforms. In light of this, a triangular waveform of amplitude one will be denoted
with the function ftri (t− φ, S, T ), where T is the period, and φ is the time-shift.
The symmetry of the waveform is described by S ∈ [0, 1] which is deﬁned as
S =
t+
T
, (2.1)
where t+ is the time interval during which the slope of ftri is positive. If S =
1
2 ,
the waveform is a symmetric triangle wave and if S is 0 or 1, the waveform is a
sawtooth. The function ftri, which will be used to describe both current ripple and
PWM carrier waveforms, is illustrated in Fig. 2.1.
Figure 2.1: Triangular waveform.
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2.1.1 Half-Bridge Inverter: 2-Level PWM
The half-bridge converter is shown in Fig. 2.2. This elementary circuit will form the
basis of the inverters considered in this thesis. The half-bridge converter is operated
by generating on/oﬀ commands for each switch such that one and only one switch
is closed in the switch leg at each instant in time. The most common PWM method
for controlling such a circuit is called sine-triangle PWM.
PWM
+
_
m
Figure 2.2: A half-bridge converter with sine-triangle PWM.
This method relies on the presence of a high frequency carrier signal and a low fre-
quency control signal called a modulation signal. The carrier is a periodic waveform
and is most commonly a triangular or sawtooth waveform that varies between ±1
during each period. The instantaneous magnitude of the slower moving modulation
signal, denoted as m, and the carrier waveform are then compared such that their
intersections correspond to switch transitions. As illustrated in Fig. 2.2, this oper-
ation is carried out using a comparator which generates a binary high or low signal
which controls the switching semiconductor devices. In this work, power transistors
will be modeled as ideal controllable switches. As an example, a set of carrier and
modulation signals are shown in Fig. 2.3 along with the resulting voltage output,
vo. The output voltage waveform in Fig. 2.3 is said to provide two levels because it
alternates between the two distinct voltages of ±Vdc2 .
Assuming the carrier frequency is much higher than the modulation frequency,
the average inverter voltage over a small time interval is equal to mVdc2 [74]. The
average over a small moving time window is referred to as the fast average and will
be denoted as 〈vo〉. The output voltage of a half-bridge inverter can be controlled to
follow a commanded value, v∗, by selecting the modulation signal, m, to be equal to
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Figure 2.3: PWM control signals and half-bridge inverter output voltage.
v∗ 2Vdc such that
〈vo〉 = mVdc
2
= v∗
2
Vdc
Vdc
2
= v∗. (2.2)
Consequently, the half-bridge inverter acts as a controllable voltage source by means
of manipulating the modulation signal, m.
2.1.2 H-Bridge Inverter: 3-Level PWM
Consider the circuit in Fig. 2.4, which can be thought of as being composed of
two parallel half-bridge voltage source inverters. This circuit is called an H-bridge
inverter. Three-level PWM relies on the presence of a modulation signal, m, a
1
2
1’
2’
a
b
+
_
-1 +
_
m
PWM
Figure 2.4: An H-bridge converter with 3-level sine-triangle PWM.
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carrier waveform, and two comparators. As shown in Fig. 2.4, the original carrier
waveform and an inverted version are each applied to a comparator. By comparing
the instantaneous modulation and carrier magnitudes, the voltages in Fig. 2.5 result.
Because the voltage output, vo, takes on values of ±Vdc and zero, this method is said
to provide 3 levels. As before, one and only one switch is closed in each leg at every
instant in time. A zero output voltage is achieved when the bottom pair or top
pair of switches (1,1' or 2,2') are closed. In such a state, the output terminals are
short circuited through the closed switches. A non-zero voltage results when any
two complementary switches (1,2' or 2,1') are closed.
A close inspection of Fig. 2.5 will reveal that the output voltage, vo, equals +Vdc
when the instantaneous modulation signal is greater than both carrier waveforms.
Similarly, the output voltage takes on a value of −Vdc when the modulation signal
is less than the carriers and is otherwise zero. Assuming the modulation signal is
sinusoidal, its peak amplitude is referred to as the modulation depth. The moving
average of output voltage, 〈vo〉, is equal to mVdc. By selecting the modulation signal
as v
∗
Vdc
, it follows [74] that
〈vo〉 = mVdc = v
∗
Vdc
Vdc = v
∗. (2.3)
As with the half-bridge inverter, the output voltage of the H-bridge can be controlled
to follow a desired average value, v∗, by properly selecting the modulation signal.
PWM
 a
PWM
b
t
Figure 2.5: Three-level PWM control signals and voltages in the H-bridge inverter
circuit.
16
2.1.3 Three-Phase Inverter
The last type of inverter topology we consider is the three-phase hex-bridge inverter.
As shown in Fig. 2.6, this type of inverter can also be controlled with sine-triangle
PWM. This type of inverter is made up of three parallel connected half-bridge in-
verters. The three legs are typically controlled with a set of three-phase modulation
signals, ma, mb, and mc, which are each shifted by 0, -
2pi
3 rad, and +
2pi
3 rad, re-
spectively. One key advantage of the three-phase inverter is that the total power
delivered at the output is constant under balanced conditions. This feature of the
three-phase inverter will be utilized in Chapter 4.
a
b
+
_
+
_
c
+
_
PWM
Figure 2.6: An three-phase voltage source inverter with sine-triangle PWM.
2.2 Photovoltaics
The PV cell is the fundamental building block of a PV power system. Each PV cell
converts incident solar radiation (insolation) into electrical current. A PV module is
generally composed of several series-connected PV cells which are enclosed within a
frame under glass. Higher power levels can be attained by connecting PV modules
in various series and parallel combinations. In particular, a PV string is built from
several series-connected PV modules, and an array is a collection of parallel strings.
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Figure 2.7: The single-diode PV model.
To facilitate analysis of PV systems, it is useful to have a model which captures
the electrical behavior of a collection of cells. The single-diode model, as shown
in Fig. 2.7, can be used to model the electrical behavior of N series PV cells. In
this model, Iph is called the photocurrent, Rsh is the shunt resistance, and Rs is the
series resistance. The photocurrent, Iph, is proportional to the insolation and the
resistances account for various sources of loss such as contact resistance. The PV
current, ipv, can be expressed [75] as
ipv = Iph − Is
(
e
vpv+ipvRs
nNVT − 1
)
− vpv + ipvRs
Rsh
, (2.4)
where n is the ideality factor, Is is the diode saturation current, and VT is the diode
junction thermal voltage which is given by
VT =
kT
q
. (2.5)
In (2.5), k is the Boltzmann's constant (1.38065× 10−23 J/K), T is the temperature
in Kelvin, and q is the charge of an electron (1.602× 10−19C). Because Rsh and Rs
typically have very large and small values, respectively, they are often omitted to
yield the following simpliﬁed [75] relationship:
ipv = Iph − Is
(
e
vpv
nNVT − 1
)
. (2.6)
A representative example of the i−v curve for a PV module is given in Fig. 2.8(a).
As shown in Fig. 2.8(b), the module has a unique voltage which yields maximum
power. This is called the maximum power point. Operation at the maximum power
point can be sustained by controlling a power electronic circuit with a maximum
power point tracking (MPPT) algorithm.
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p(a) (b)
Figure 2.8: The current (a) and power (b) of a PV module as a function of voltage.
Dashed line corresponds to reduced insolation.
2.2.1 Maximum Power Point Tracking
In a PV system, the function of the MPPT is to control a power electronic circuit
such that the power extracted from a group of PV elements is maximized. There are a
variety of MPPT algorithms as summarized in [76]. However, most algorithms share
several common features. As shown in Fig. 2.9, the measured PV current and voltage
are processed to generate a command. Depending on the type of implementation,
the command could correspond to a switching duty ratio, PV voltage, or PV current.
In this dissertation, it will be assumed that the MPPT algorithm generates a PV
voltage command, v∗pv. As shown in Fig. 2.9, the error is calculated by taking the
diﬀerence between the actual and commanded voltage. The error is then processed
by a controller which regulates the power converter. Ideally, the control should drive
the error signal to zero such that vpv → v∗pv.
PV
MPPT control
load
power
converter
Figure 2.9: Implementation of MPPT.
One of the most widely used MPPT algorithms is the perturb and observe algo-
rithm. This method works by perturbing the command by a small amount in one
direction (either increase or decrease) and observing the impact on the measured
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power. If the power increases as a result of the perturbation, another step is taken
in the same direction. Otherwise, the command is adjusted in the opposite direction.
This particular algorithm is used throughout the dissertation for both simulation and
experimental results.
2.3 Closed-Loop Inverter Control
In this section, a brief overview of linear control principles is given. At the end of
the chapter, a grid-connected PV system with closed-loop control will serve as an
illustrative example.
2.3.1 Linear Control Fundamentals
Consider the system in Fig. 2.10. The system consists of a controller and a physical
system which is referred to as the plant. It will be assumed that the control and plant
are both linear and time-invariant (LTI) such that they can both be represented by
transfer functions, H(s) and G(s), respectively. The plant input signal, u, represents
the control variable and the measured output, y, denotes the quantity which must
be regulated. The error, e, is the diﬀerence between the command, y∗, and measured
value of y. Since the system forms a loop, this is referred to as closed-loop control.
Control:
measurement
plant
Figure 2.10: System with closed-loop control.
The Laplace transformed variables U(s), E(s), Y (s), and Y ∗(s) correspond to the
time-domain variables u, e, y, and y∗, respectively. The output of the plant can be
expressed as
Y (s) = G(s)U(s), (2.7)
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and the plant input is given by
U(s) = H(s)E(s)
= H(s) (Y ∗(s)− Y (s)) . (2.8)
Substituting (2.7) into (2.8) and solving for Y (s)Y ∗(s) gives
Y (s)
Y ∗(s)
=
G(s)H(s)
1 +G(s)H(s)
. (2.9)
It follows that if |G(s)H(s)|  1, then Y (s)Y ∗(s) ≈ 1, which implies the output signal,
y, will track the command, y∗. The quantity G(s)H(s) is referred to as the loop-
gain. Using established design methods such as loop shaping [74,77], the controller,
H(s), is designed based on the properties of the loop-gain. Using such an approach,
the system can be controlled to meet metrics associated with steady-state error,
bandwidth, disturbance rejection, and stability.
Unless otherwise stated, each controller in this dissertation will take the particular
form shown in Fig. 2.10. This type of controller is called a PI controller and its
transfer function can be written as H(s) = kis + kp, where ki and kp are referred to
as the integral and proportional gains. Since limω→0 |H(jω)| =∞, the PI controller
gives zero steady-state error as t → ∞ for a dc command and in the absence of
disturbances.
2.3.2 PV Microinverter with Closed-Loop Control
In this section, a grid-connected PV microinverter will be studied to demonstrate
closed-loop control in a PV application and outline several foundational concepts
for the rest of the dissertation. Consider the two-stage microinverter shown in Fig.
2.11. This particular circuit consists of: i) an input stage which steps-up the voltage
provided by the PV module and tracks the maximum power point, ii) a capacitive
dc-link which decouples the input and output energy ﬂow, iii) a dc-ac conversion
stage, and iv) an output ﬁlter.
Conventional PV modules produce a relatively low voltage (20V to 70V) and the
peak ac voltage in 120V and 240V single-phase ac systems reaches approximately
170V and 340V, respectively. In general, the dc-link voltage, vdc, must exceed the
peak grid voltage for the H-bridge inverter to be operational [74]. Consequently,
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Figure 2.11: Grid-connected PV microinverter with closed-loop control.
the dc-link voltage often reaches and exceeds 400V. Given the large output to in-
put voltage ratio across the dc-dc converter, it is common to use an isolated dc-dc
converter topology which contains a high-frequency step-up transformer [5]. In a
conventional centralized inverter, the input-stage can be omitted since the PV string
voltage is suﬃciently high. Below, the operation of the controllers in Fig. 2.11 will
be outlined.
We begin by considering the input stage. The MPPT generates an input voltage
command, v∗pv, and a PI controller regulates the dc-dc converter duty ratio, d, such
that vpv → v∗pv. In eﬀect, the dc-dc converter is controlled to regulate its input
voltage to extract maximum PV power. During steady-state insolation, the PV
module generates constant power which is delivered to the dc-link [75].
The inverter stage is controlled to simultaneously regulate the dc-link voltage at
its input and the ac current at the output. The measured dc-link voltage, vdc, is
compared to dc-link setpoint, V ∗dc, and the error is processed by a PI controller
which generates the commanded ac current amplitude, i∗pk. The phase-locked-loop
(PLL) is designed to track the ac grid voltage angle. Expressing the grid voltage
as
√
2V sin (ωot), the PLL output equals sin (ωot+ φ), where φ is the desired ac
current phase shift. Assuming unity power factor operation is desired, then φ = 0.
The sinusoidal ac current command, i∗, is compared to the measured current, io, and
the error is applied to a current controller which generates a sinusoidal modulation
signal, m. Three-level PWM can then be used to generate the switching signals for
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the H-bridge.
In this dissertation, the proportional-resonant (PR) current controller is used at
several points [78]. The transfer function of the PR controller is
HPR(s) =
kis
s2 + ω2o
+ kp. (2.10)
Because ﬁrst term has inﬁnite gain at the grid frequency, ωo, it follows that the loop-
gain for the ac output current control also has inﬁnite gain at ωo. Theoretically, the
PR controller is able to follow a 60Hz sinusoidal reference with zero steady-state
error.
Writing the output current of a microinverter as io =
√
2I sin (ωot), the output
power is
Pgrid (t) = io (t) vgrid (t) =
(√
2I sin (ωot)
)(√
2V sin (ωot)
)
= 2IV sin2 (ωot)
= Po − Po cos (2ωot) , (2.11)
where IV = Po. As (2.11) implies, the output power consists of a dc component
and a ﬂuctuating ac component which varies at twice the grid frequency. Neglecting
power conversion losses and assuming constant dc power from the PV source, energy
conservation can be used to show Po = Ppv [75]. As shown in Fig. 2.12, the average
value of Pgrid is equal to the power generated by the PV.
Given that the input and output power can have a large diﬀerence as shown in Fig.
2.12, the converter must store and extract this diﬀerence in the dc-link capacitor.
This is referred to as energy decoupling [79]. The bottom waveform in Fig. 2.12
shows that the voltage across the dc-link capacitor is regulated such that its average
value equals Vdc. When Pgrid > Ppv, power is extracted from the capacitor and its
voltage decreases. When Pgrid < Ppv, excess PV energy is stored in the dc-link and
its voltage increases. Denoting the dc-link peak-to-peak ripple magnitude as ∆v, it
can be shown that the required dc-link capacitance can be approximated [75,79] as
C =
Ppv
ωoVdc∆v
, (2.12)
in the limit of small ripple.
It is evident that the required capacitance is proportional to the rated PV power
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Figure 2.12: Dc-link energy storage dynamics.
and inversely proportional to the dc-component of the capacitor voltage and rip-
ple. To improve reliability, recent designs use ﬁlm decoupling capacitors instead of
electrolytic capacitors which are prone to drying. However, the low energy-storage
density of ﬁlm capacitors can result in a bulky and expensive decoupling stage.
The output ﬁlter inductor is used to minimize distortion on the output wave-
form. The total distortion present in the output current will be quantiﬁed with total
harmonic distortion (THD), which is deﬁned [80] as
THD =
√√√√√ ∞∑j=2 I2j
I21
≈ unwanted components
fundamental component
, (2.13)
where Ij is magnitude of the j
th harmonic of the current io. There exist several
international and regional standards which specify limits on the harmonics present
Table 2.1: Maximum harmonic distortion of current as speciﬁed in IEEE 1547
harmonic order
(oddharmonics)
h<11 11≤h<17 17≤h<23 23≤h<35 35≤h THD
Percent % 4 2 1.5 0.6 0.3 5
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in the current waveform of an inverter. In particular, IEEE 1547 Clause 4.3.1 states
that the harmonic content must satisfy the limits in Table 2.1 and the THD must
be kept below 5%. In forthcoming simulations, the primary aim will be to satisfy
the 5% THD limit.
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Chapter 3
INTERLEAVED AND CASCADED H-BRIDGES
In this chapter, a switch interleaving technique is developed and applied to single-
phase multilevel inverters. Given a system with N isolated dc sources interfaced
by H-bridge inverters, a multilevel inverter system will be created by connecting the
H-bridge outputs in series. The primary contribution of this work is the development
of a control system which can manage non-uniform energy generation among the dc
inputs. By combining the switch interleaving technique with the proposed control,
the system of inverters is controlled such that the N dc sources deliver power to
an ac load. Furthermore, a low-distortion output waveform can be generated while
employing a very low switching frequency and small output ﬁlter.
3.1 Interleaved and Cascaded H-bridge Inverters
Consider a system of N independent dc sources which are each interfaced by an
H-bridge inverter. The multiple inverters are connected in series to create a larger
multilevel inverter. With the proposed conﬁguration, N isolated dc sources can
deliver power to a single ac load. As shown in Fig. 3.1, the output voltage of the
kth H-bridge and the total voltage across the system will be denoted as vk and vo,
respectively. The dc voltage across the kth dc-link is vck.
Each H-bridge will utilize an interleaved carrier waveform that is shifted by a
unique multiple of ∆t. Using notation from Chapter 2, the carrier of the kth sub-
inverter can be expressed as ftri (t− k∆t, S, Tsw), where S describes the symmetry
of the carrier waveform. As deﬁned in Section 2.1, S = 1/2 corresponds to a sym-
metric triangular carrier and if S is 1 or 0, the waveform is a sawtooth with positive
or negative slope, respectively. If sawtooth carriers are used, then ∆t = TswN . Al-
ternatively, if symmetric triangular carriers are used, then ∆t = Tsw2N . From here
forward, the time time-shift will be denoted as ∆t regardless of the carrier shape.
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Figure 3.1: System topology and control of N interleaved H-bridge inverters.
In existing literature, this approach is generally referred to as phase-shifted carrier
PWM [29,32].
Assuming each dc-link voltage is equal such that vck = Vdc for k = 1, . . . N , the
output voltage can take on values of 0V, ±1Vdc, ±2Vdc,. . ., ±NVdc. Because 2N +1
distinct output voltages are possible, an ac output waveform with very low distortion
can be created. In general, the distortion generated by the system decreases as the
number of H-bridges increases. A detailed study of harmonics in multilevel inverters
is given in [32]. Furthermore, as N grows larger, the switching frequency can be
lowered such that losses are minimized and the size of the output ﬁlter can be
decreased substantially. Next, the behavior of the cascaded H-bridge system will be
compared when sawtooth and symmetric triangular carrier waveforms are used.
Interleaved PWM with Sawtooth and Triangular Carriers
To begin, it is assumed that an identical sinusoidal modulation signal, m, with pe-
riod T is applied to the comparators of each H-bridge and 3-level PWM is utilized.
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To illustrate the proposed method, two example systems which are each composed
of four series-connected H-bridges will be considered. Each respective system will
use sawtooth and symmetric triangular carriers such that the carrier of kth H-bridge
can be expressed as ftri
(
t− k Tsw4 , 1, Tsw
)
and ftri
(
t− k Tsw4×2 , 0.5, Tsw
)
, respectively.
Furthermore, in each system, a very low switching frequency is used such that the
sawtooth and triangular carrier periods are T6 and
T
3 , respectively. In this exam-
ple, the sawtooth carrier frequency was chosen to be twice the triangular carrier
frequency.
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Figure 3.2: Interleaved carrier PWM waveforms and corresponding system voltages.
Sawtooth carriers are used in (a) and symmetric triangular carriers are used in (b).
The pair of interleaved carrier pairs and modulation signal are shown in the top
four plots of Figs. 3.2(a) and (b) for the two example systems. The voltage across
the system, vo, is equal to
vo =
N∑
k=1
vk. (3.1)
As shown on the bottom of Figs. 3.2(a) and 3.2(b), both systems produce identical
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9-level voltage waveforms. Also, the time-shift interval, ∆t, is equal for both systems.
Observing the voltage across the system, it is apparent that the eﬀective switching
frequency of the aggregate is equal to N times switching frequency of each H-bridge.
The results in this illustrative example hold for arbitrary N . Overall, the tech-
nique relies on the fact that each of the H-bridges is generating a unique 3-level
voltage waveform which varies between ±Vdc and 0. It then follows that if N unique
waveforms are added, the resultant waveform has 2N + 1 levels with a peak-peak
voltage magnitude of 2NVdc. Next, a control method for a multilevel grid-connected
PV system will be developed.
3.2 Control for Grid-Connected PV
This section presents a method for controlling a multilevel inverter which interfaces
N PV sources to the grid [31]. The proposed system, as depicted in Fig. 3.3, is
capable of maintaining system performance despite non-uniformity among the PV
sources. In [33], a similar approach for PV system design was proposed which did
not utilize dc-dc converters at the inputs. This system topology is composed of N
circuits which have a dc-dc converter at the input, a dc-link capacitor, and an H-
bridge at the output. Each of these circuits will be referred to as a sub-inverter. All
sub-inverters are connected in series and then interfaced to the grid via an inductive
output ﬁlter. Energy balance is managed by a single master controller and N local
sub-inverter controllers.
The kth sub-inverter contains a dc-link capacitor with voltage vck, and the output
voltage across its respective H-bridge is vk. Power generated by the k
th PV source
will be denoted as pk. The system delivers an output current, io, to the grid-utility,
which is modeled as an ac voltage source, vgrid. As shown in Fig. 3.3, it is assumed
that the total ﬁlter inductance, L, is divided into two into two inductors with value
L/2.
A master controller is used to manage energy ﬂow between the aggregate system
of sub-inverters and the grid-utility. In particular, the main functions of the master
controller are to regulate the output current, io, and to manage the total voltage
across the dc-link capacitors. The master controller generates a master modulation
signal, msys, which is then fed to the N individual sub-inverter controllers. Each
local controller then scales msys to create a unique modulation signal, mk, such
29
Local Control
Local Control
Master
Controller
PV
#1
MPPT
PV
#2
MPPT
PV
N
MPPT
Local Control
PWM
PWM
PWM
Figure 3.3: Proposed multilevel PV system topology.
that the local dc-link capacitor voltage is regulated. In addition, each PV source is
interfaced to a dc-dc converter which performs MPPT. From inspection of Fig. 3.3,
is is apparent that the MPPT controllers are decoupled from the rest of the control
system.
With the proposed controller, the task of capacitor voltage balancing is decom-
posed into two separate problems. Namely, the master controller regulates the aggre-
gate sum of the capacitor voltages and the local controllers manage their respective
dc-link voltage.
3.2.1 Master Controller
The master controller, as illustrated in Fig. 3.4, has two purposes: i) regulate the
sum of the dc-link voltages to a prescribed value, and ii) deliver a sinusoidal output
current to the grid. The ﬁrst objective can be recast in terms of energy balance. Since
the dc-link capacitors are energy storage devices, their voltages can be maintained
by ensuring that the energy generated by the PV (minus losses) is delivered to the
grid. The current control stage can be designed using conventional current control
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methods. Each of the two master control sections is described below.
For the system in Fig. 3.3, the kth sub-inverter has access to its respective dc-link
and PV power measurements, vck and pk. It will be assumed that by either direct
measurements or communication, the summed quantities,
∑N
k=1 vck and
∑N
k=1 pk,
reach the master controller. Denote the total power conversion losses, RMS output
current, and peak output current as ploss, Irms, and ipk. Energy conservation can be
used to write (
N∑
k=1
pk
)
− ploss = VrmsIrms = Vrms ipk√
2
. (3.2)
Assuming losses are small so that ploss ≈ 0, then
√
2
1
Vrms
N∑
k=1
pk ≈ ipk. (3.3)
It then follows that the quantity, iapprox, in Fig. 3.4 is approximately equal to
the required peak output current for energy balance. However, because losses are
uncertain and nonzero, an adjustment term, iadj, is necessary. This adjustment term
is generated by comparing the aggregate dc-link voltage to a ﬁxed setpoint, V ∗dcNet,
and feeding the error to a PI controller. The aggregate dc voltage command value,
V ∗dcNet, must be chosen suﬃciently higher than the peak grid ac voltage. The sum
of iapprox and iadj then form the peak output current command i
∗
pk.
The second stage of the master controller is designed to synchronize to the grid
and regulate the output current. As shown in Fig. 3.3, the measured grid voltage
is utilized by a phase-locked-loop (PLL) to generate a sinusoidal reference, sin (ωt),
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which is in phase with the grid voltage. Here it is assumed that operation at unity
power factor is desired. The PLL is conventional, as outlined in [81], for the pro-
posed application. A sinusoidal current reference is created by multiplying the peak
current command with sin (ωt). Lastly, a conventional current controller can be
used to generate the system level modulation signal, msys, which then goes to the
N local controllers. In forthcoming simulations, a proportional-resonant controller,
as described in Chapter 2 and [78], will be used. Overall, the master controller can
be designed using established techniques.
3.2.2 Local Control
As illustrated in Fig. 3.3, each sub-inverter is equipped with a MPPT controller
at the input. The function of the MPPT algorithm is to generate an input voltage
command which the dc-dc converter is then controlled to track. In this work, it will
be assumed that any generic MPPT algorithm can be used. Because each MPPT
operates independently and functions solely to track the PV maximum power point,
it will not be shown in the block-diagram of the proposed local controller.
dc power 
source
No Power Delivery
dc power 
source
Delivering Power
dc power 
source
Delivering Power
(a) (b) (c)
Figure 3.5: Possible sub-inverter conﬁgurations.
Before detailing the operation of the local controllers, it will be instructive to
examine Fig. 3.5, which summarizes three possible sub-inverter conﬁgurations.1
Because each sub-inverter output is connected in series, the grid-current, io, is also
the output current of each sub-inverter. Figures 3.5(a) and 3.5(b) illustrate switch
conﬁgurations which correspond to non-zero power delivery. In this arrangement,
the output current is extracted from the dc-link capacitor and it tends to discharge.
Conversely, Fig. 3.5(c) illustrates one of two possible switch states which yield zero
power output. During this state, the sub-inverter is bypassed from the perspective
of the output terminals. Regardless of the output switch states, the PV source and
1In general, there are a total of 8 possible sub-inverter conﬁgurations due to the 4 possible switch
states and 2 possible directions of current ﬂow.
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its dc-dc converter continue to deliver power to the dc-link. Using conservation of
energy, it is apparent that the dc-link voltage can be regulated by choosing how long
the sub-inverter delivers power or is bypassed at the output. However, rather than
explicitly command each sub-inverter to go into one of these possible conﬁgurations,
it is more practical and simple to use 3-level PWM.
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Figure 3.6: N local controllers.
The collection of N local controllers are shown in Fig. 3.6. The primary purpose
of each controller is to regulate the dc-link voltage of its respective sub-inverter. As
shown, each dc-link voltage is compared to a ﬁxed dc reference, V ∗dc. This voltage
reference is related to the aggregate dc-link command by
V ∗dc =
V ∗dcNet
N
. (3.4)
The output of the kth PI controller is then multiplied by the master modulation
signal, msys, to create the local modulation signal mk. Ultimately, the local modula-
tion signals and interleaved carriers are used to generate PWM signals which control
each H-bridge inverter. As the modulation signal, mk, is decreased in amplitude,
the output power of the kth sub-inverter decreases and the capacitor charges up.
Alternatively, the kth capacitor is discharged more heavily as the modulation depth
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of mk increases.
3.2.3 Summary
In this section, a control system has been outlined which manages power delivery
from N PV sources to the ac grid. The proposed system is comprised of a single
master controller and N local controllers. The master controller regulates the aggre-
gate dc-link voltage and the output current while each local controller manages the
individual dc-link voltage of each respective sub-inverter. Each PV source is inter-
faced with a dc-dc converter which performs MPPT. The proposed system is able to
accommodate non-uniform power generation among the PV inputs while regulating
a low-distortion ac output. Next, the proposed system will be demonstrated with a
set of simulation and experimental results.
3.3 Simulation Results
In this section, the grid-connected system of 30 series sub-inverters in Fig. 3.7 will
be simulated. To demonstrate a highly distributed application, a system of 10 PV
modules, each ﬁtted with three sub-inverters, will be considered. As shown in Fig.
3.7, each sub-inverter interfaces an isolated group of solar sells which make up 1/3
of the module. Because these connection points are normally accessible from the
module junction-box, the three sub-inverters could reside there in a practical imple-
mentation. In such a case, each converter could be used to substitute conventional
bypass diodes.
In each simulation, each module is rated for 250W. Consequently, each sub-
inverter is rated to deliver 1/3 the rated module power. The series connected system
of 30 sub-inverters will behave as a 61 level inverter (recall the number of levels
equals 2N + 1 in general). As illustrated in Fig. 3.7, the total ﬁlter inductance of
150µH is divided by 2N and distributed among the output terminals of each sub-
inverter as small 2.5µH inductors. Since each sub-inverter output is connected in
series, the combined eﬀect of the distributed inductors is identical to a single large
inductor.
Each sub-inverter utilizes a 900Hz sawtooth carrier which is phase shifted by
a unique multiple of TswN , where Tsw =
1
900 s. Because of switch interleaving, the
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Module #2 Module #10
Grid
Utility
Figure 3.7: Ten modules which are each equipped with 3 sub-inverters. The
grid-connected system consists of 30 series sub-inverters.
eﬀective switching frequency of the aggregate system is equal to N × 900 Hz. In
general, there is a trade-oﬀ between the switching frequency and size of the output
ﬁlter. For instance, a higher switching frequency enables the use of a smaller ﬁlter
but results in higher losses (unless resonant switching is used). The 60Hz power
system is a split-phase ac grid with a 220V line-line RMS rating (peak rating is
approximately 311V). To ensure the aggregate dc-link is suﬃciently higher than
the 311V peak grid voltage, the net dc-link voltage command will be chosen as
V ∗dcNet = 400 V. It then follows that the N local dc-link voltage commands are equal
to V ∗dc =
V ∗dcNet
N ≈ 13.3 V.
Each dc-link capacitance is equal to 5mF. Since the voltage rating of the capacitor
is relatively small, the energy stored in each dc-link is modest. Given the current
state of capacitor technology, a variety of options exist. First, the conventional
electrolytic capacitor can be used. However, the low reliability of this device makes
it unattractive. Recent developments include the metal organic polymer capacitor.
This device oﬀers high capacitance at low voltage ratings while exhibiting higher
reliability than electrolytic capacitors. However it is costly.
Below, two simulations will be provided. First, an ideal case will be considered
where all PV modules are producing their rated power of 250W and each sub-inverter
transfers an identical amount of energy. In the second case, system behavior will be
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examined under non-uniform conditions with severe partial shading.
3.3.1 Uniform Conditions: No Partial Shading
In this simulation, each sub-inverter was interfaced to an isolated set of PV cells
which generate one-third of the rated module power. Each of the 10 modules has a
maximum power of 250W so that the total dc power is 2.5 kW. Utilizing the controller
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Figure 3.8: System-level output waveforms in (a) with uniform PV power
generation. Output current has 2.5% THD. Waveforms corresponding to
sub-inverter #1 are shown in (b).
developed in Section 3.2(a), the system injects an ac current into the grid-utility. As
shown in Fig. 3.8(a), a low-distortion output current waveform with only 2.5% of
THD is generated. The 61-level voltage waveform, vo, in Fig. 3.8(a) corresponds to
the sum of the H-bridge inverter output voltages. In Fig. 3.8(a), po denotes the total
ac power delivered to the grid and is equal to the product of the output current, io,
and the grid voltage. It is apparent that the average value of po corresponds to the
total PV power of 2.5 kW minus losses.
To facilitate a better understanding of the circuit-level dynamics, the output cur-
rent, output voltage, dc-link voltage, and power delivery of the 1st sub-inverter are
shown in Fig. 3.8(b). Because the converter outputs are connected in series, the
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output current of the sub-inverter is equal to the grid current, io. The 3-level volt-
age output, v1, is equal to ±1 or zero times the dc-link voltage, vc1. The output
power of sub-inverter #1, po1, as shown on the bottom of Fig. 3.8(b), is the product
of io and vo. By inspection, it can be seen that the capacitor tends to discharge
when the power output is non-zero. Conversely, the capacitor charges up when the
sub-inverter is bypassed such that vo = 0. The eﬃcacy of the local controller is
evident in how vc1 closely follows the dc-link voltage command, V
∗
dc ≈ 13.3 V.
3.3.2 Non-Uniform Conditions: Partial Shading
System behavior with non-uniform power generation among the PV modules will
now be simulated. In particular, a case will be considered in which one module
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Figure 3.9: System-level output waveforms in (a) with non-uniform PV power
generation. Output current has 7.5% THD. Waveforms corresponding to
sub-inverter #1 are shown in (b).
(and the solar cells which connect to its three sub-inverters) is severely shaded. In
addition, the power generated among the remaining nine modules will be allowed
to deviate from the rated value. In the following simulations, the solar cells which
interface each sub-inverter are shaded in such a way that they generate 1/3 the power
of its respective PV module. The power generated by the each of the 10 modules
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is summarized in Table 3.1 as a percentage of the 250W module rating. A 900Hz
switching frequency is maintained at each H-bridge.
Table 3.1: Power generated by the 10 modules
Module # 1 2 3 4 5 6 7 8 9 10
Percent of rated power 20 90 97 104 96 99 104 101 98 95
As shown in Fig. 3.9(a), the system successfully injects an ac current into the grid.
However, the THD now exceeds 5%. This result implies that the output distortion
increases in proportion to the disparity in power delivered among sub-inverters. A
beneﬁt of the proposed implementation is that each PV module is operated at its
maximum power point despite non-uniformity among the PV module iv character-
istics. In a conventional system with series PV modules, the shaded module would
disproportionately degrade system power delivery or it would be bypassed entirely.
Because we are particularly interested in how the control handles partial shading,
Fig. 3.9(b) shows the waveforms of sub-inverter #1 which is connected to cells with
severe shading (cells produce 20% rated power). By inspection of the output voltage,
v1, it is apparent that the output voltage is zero over most of the 60Hz cycle such
that the sub-inverter is bypassed. Note how the power, po1, is delivered in short
bursts to prevent capacitor discharging. The dc-link voltage, vc1, successfully tracks
the 13.3V voltage command.
3.3.3 Converter and PV Failure Modes
It is generally desirable to have a PV system which is reliable, exhibits low mainte-
nance costs, and has a long lifetime. By leveraging the distributed structure of the
proposed multilevel inverter, there are opportunities to enhance system robustness
to certain types of failures. For instance, if a PV element at one of the dc inputs
stops functioning, its corresponding sub-inverter could be controlled such that it is
bypassed from the system. Furthermore, if the aggregate dc-link voltage is suﬃ-
ciently higher than the peak ac grid voltage, multiple failures among the dc inputs
could be tolerated. For instance, the simulated system above could tolerate a max-
imum of six PV input failures while still maintaining a suﬃciently high dc-link for
grid-connected operation. Failures of the dc-dc converter failures would be handled
similarly.
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The main challenge is to ensure that H-bridge failures do not impede the reliability
of the entire system. Typically, a power MOSFET either fails as an open-circuit or
short-circuit between the drain and source terminals. If an H-bridge MOSFET fails
as a short-circuit, continuity among the series-connected sub-inverters is maintained
and the faulty unit could simply be bypassed. Conversely, an open-circuit failure of
a H-bridge MOSFET would aﬀect the entire system. As a consequence, design and
failure-mode analysis should be focused on minimizing the chance of open-circuit
MOSFET failures in the H-bridges.
(a) (b)
Figure 3.10: Single H-bridge circuit shown in (a) and the system of 16 series
H-bridges is given in (b).
3.4 Experimental Results
This section oﬀers a set of experimental results to conﬁrm the proposed interleaved
PWMmethod for multilevel inverters and the control system for multiple PV sources.
The ﬁrst set of experimental results corresponds to a system of 16 series-connected H-
bridges which are controlled with interleaved PWM and a ﬁxed sinusoidal modulation
signal. The second set of experimental results will show a system of three sub-
inverters which interface PV and utilize a closed-loop control system.
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(a) (b)
Figure 3.11: Experimental results based on 180 Hz switching of 16 series inverters:
(a) Voltage across a single H-bridge, the total system, and load current; (b) 60 Hz
modulation signal and PWM comparator outputs of 16 interleaved inverters.
3.4.1 Cascaded H-bridges: Open-Loop Control
The experimental hardware consists of 16 series connected H-bridges as shown in
Fig. 3.10. The input of each H-bridge is interfaced to an isolated dc-dc converter
which provides a ﬁxed 5V dc voltage. The series connected H-bridges are connected
across a RL load which consists of a 100 Ω resistor in series with a 300µH inductor.
Each H-bridge utilizes a pair of 180 Hz sawtooth carriers that are phase-shifted by
a unique multiple of 116Ö180 s and a common 60 Hz modulation signal was used. The
modulation signal was created using an analog signal generator while the interleaved
carriers, comparators, and gate logic signals were implemented on an Altera Cyclone
II FPGA. Figure 3.11(a) shows the voltage across one three-level H-bridge inverter,
the total voltage across the 16 series H-bridges, and the load current. Figure 3.11(b)
contains the system modulation signal and the resulting PWM comparator outputs
corresponding to one leg of each H-bridge.
3.4.2 PV System: Closed-Loop Control
The experimental hardware system consists of three PV modules which are each
interfaced with a sub-inverter circuit as shown in Fig. 3.12. Each of the sub-inverters
is composed of a boost converter at the input, a dc-link, an H-bridge, and an inductive
output ﬁlter. All switching semiconductor devices are N-channel MOSFETs. The
system of three cascaded sub-inverters delivers power to a single RL load. The circuit
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Figure 3.12: Sub-inverter hardware shown in (a) and the experimental system with
3 PV modules is given in (b).
parameters of the sub-inverter, as labeled in Fig. 3.12, are summarized in Table 3.2.
Table 3.2: Experimental hardware component values.
Cin Lin C L
68µF× 4 100µH 68µF× 6 100µH
Because the system is not grid connected, the control system developed in Section
3.2 can be simpliﬁed. In particular, the master controller can be removed entirely
such that the master modulation signal, msys, is a ﬁxed 60Hz sinusoidal waveform
of amplitude one. As shown in Fig. 3.13, the master modulation signal is applied
to the three local sub-inverter controllers which regulate the dc-link voltages. Each
dc-link voltage measurement is processed by a ﬁrst-order low-pass ﬁlter with cutoﬀ
frequency flpf . The three resultant modulation signals and interleaved waveforms
are used to generate the switching signals of each H-bridge. In each experiment,
the interleaved carriers were sawtooth waveforms which were each phase-shifted by
a unique multiple of TswH3 , where TswH =
1
fswH
. The controllers in Fig. 3.13 were
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Figure 3.13: Modiﬁed controller for experimental hardware.
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Figure 3.14: kth input boost converter controller for each sub-inverter.
implemented on a single Texas Instruments TMS320F28335 microcontroller.
Each of the three boost converter stages utilized the controller in Fig. 3.14. The
kth PV current and voltage, denoted as ipvk and vpvk, respectively, are multiplied
to calculate the power entering the sub-inverter. Each power measurement is then
processed by a perturb and observe MPPT algorithm which generates an input
voltage command, v∗pvk. Subsequently, a PI controller generates a boost switching
duty ratio such that the input voltage closely follows the MPPT voltage command.
Lastly, the duty ratio is compared to a sawtooth carrier with frequency fswB, where
fswB corresponds to the boost converter switching frequency. The control parameters
for both the boost and H-bridge controllers are given in Table 3.3. Parameters kpH
and kiH denote the proportional and integral gains of the local H-bridge controllers in
Fig. 3.13. Similarly, kpB and kiB correspond to the proportional and integral settings
of the boost converter controllers as shown in Fig. 3.14. The MPPT perturbation
time period is TPO and the voltage adjustment step size is 0.3V.
Table 3.3: Control parameters
kpH kiH kpB kiB TPO flpf V
∗
dc fswB fswH ω
3.75×10−3 0.1 20 1×10−7 1 sec 5Hz 60V 50 kHz 10 kHz 2pi60 rad
s
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Figure 3.15: Hardware conﬁguration for PV emulation in (a) can be approximated
as a current source in parallel with series diodes as shown in (b). The hardware
system mimics an illuminated PV module, which is denoted with the circuit
symbol in (c).
In each experiment, the iv curve of each module was emulated with the parallel
combination of a power supply and a dark PV module. Figure 3.15(a) shows the
conﬁguration of the PV emulation hardware. As illustrated, a dc power supply is
connected in series with an inductor. The dc power supply can act as a current
source by conﬁguring it to operate in current limiting mode (this feature is available
on most dc power supplies). During such operation, the power supply alters its
voltage output such that the average output current does not exceed the set limit.
In eﬀect, the power supply and series inductor act as a constant current source as
shown in Fig. 3.15(b). The resulting system is similar in structure to the single-
diode model and behaves as an illuminated PV source, which will be denoted with the
symbol in Fig 3.15(c). Further details and discussion of this PV emulation method
are given in [82]. Because the current limit, Idc, is adjustable, diﬀerent intensities of
insolation can be easily emulated.
Below, experiments will be conducted for both uniform and non-uniform conditions
among the PV inputs. In each experiment, Kenwood model P56-10D power supplies
and BP model 7190S PV modules were used. The load consists of 62.5 Ω resistor in
series with a 600µH inductor. First, consider the case where all PV modules produce
approximately the same power. Next, partial shading will be emulated such that the
three PV sources produce diﬀerent power.
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Figure 3.16: Measured 7-level voltage across 3 H-bridges during uniform PV
conditions.
3.4.2.1 Uniform Conditions
In the following experiments, each PV emulation circuit was conﬁgured such that the
maximum power point was approximately 42.5W. The sum of the voltages across the
three H-bridges is illustrated in the 7-level waveform of Fig. 3.16. The individual H-
bridge voltages and output current are shown in Fig. 3.17. As illustrated, each of the
three H-bridges generates a 3-level voltage waveform. Furthermore, as shown in Fig.
3.17(b), the switch transitions are interleaved by one-third of the switching period.
Because each of the sub-inverters is delivering approximately the same amount of
power (within ±5%), the modulation depths of the H-bridges are also equal. This
can be validated by observing by the voltage waveforms in Fig. 3.17(b).
As given in Table 3.3, the dc-link voltage command, V ∗dc, was chosen as 60V.
Referring to the oscilloscope screenshot in Fig. 3.18, it is clear that each of the dc-
link RMS voltages was successfully maintained at the desired voltage. Note that the
dc-link voltage exhibits a 120Hz ac component which is superimposed on the 60V
dc value. This is due to the 120Hz ac power which exits the sub-inverter output.
The PV voltages at the input of the sub-inverters are shown in Figs. 3.19. As
the results show, the input voltages closely track the PV maximum power voltage of
36.5V. This veriﬁes the functionality of the MPPT algorithm and the PI controller
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(a) (b)
Figure 3.17: Output current and output voltages across each sub-inverter H-bridge.
Figure 3.18: Measured dc-link voltages.
of the boost converters. As is evident in Fig. 3.19, there is a small 120Hz ac
component on the input waveforms. This is primarily due to the 120Hz output power
of the inverter propagating through to the sub-inverter inputs. In other words, the
ﬂuctuating output power manifests itself as a disturbance at the sub-inverter inputs.
3.4.2.2 Non-Uniform Conditions
In this experiment, the desire was to mimic a PV system with partial shading.
This was accomplished by setting PV emulation sources #1, #2, and #3 to have
maximum power points of approximately 14×3W, 14×2W, and 14W, respectively.
The net voltage across the three H-bridges is shown in Fig. 3.20. As conﬁrmed in Fig.
3.21(b), the modulation depths of the three corresponding H-bridges are proportional
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Figure 3.19: PV voltages at the boost stage inputs.
to PV power. In other words, the output voltage of H-bridge #3 is zero for a greater
proportion of the ac period because it delivers less power to the output.
After comparing Figs. 3.17 and 3.21, it can be observed that the current out-
put waveform has more distortion as compared to the measurements under uniform
conditions. It should be noted that the current ripple in this case would still be
smaller in comparison to a system with no interleaving because of the increase in the
eﬀective switching frequency. Speciﬁcally, the eﬀective output switching frequency
of this system is 3 × 10 kHz, whereas the eﬀective switching frequency of a system
with no interleaving would be 10 kHz. As a consequence, the interleaved system
would still provide a lower ripple in comparison to a traditional system non-uniform
conditions.
The dc-link voltages are shown in Fig. 3.22. As indicated by the RMS measure-
ments on the oscilloscope screenshot, the three dc-link voltages closely follow the
60V command. This result conﬁrms the eﬀectiveness of the local controllers in Fig.
3.13 despite non-uniform conditions.
For this test, the three PV voltages are shown in Fig. 3.23. As the measurements
illustrate, the MPPT and boost converter controllers were able to regulate the input
voltage such that they closely followed the PV maximum power points. As in Fig.
3.19, there is a 120Hz ac component on input waveforms due to ﬂuctuating ac output
power.
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Figure 3.20: Measured 7-level voltage across 3 H-bridges during non-uniform PV
conditions.
3.5 Conclusion
In this chapter, a control technique based on interleaved carrier 3-level PWM was put
forward. It was shown that capacitor voltage balancing in the system of cascaded H-
bridges is achievable under uniform and non-uniform conditions at the PV inputs and
the proposed method can be applied to very large numbers of inverters. Simulation
and experimental results were presented to validate the proposed method. In the
next chapter, switch interleaving will be used to coordinate a system of parallel
inverters.
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(a) (b)
Figure 3.21: Output current and output voltages across each sub-inverter H-bridge.
Figure 3.22: Measured dc-link voltages.
.
Figure 3.23: Measured PV voltages.
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Chapter 4
PARALLEL INTERLEAVED INVERTERS
An investigation of switch interleaving in parallel connected inverters is conducted
in this chapter. The main contribution of this chapter is the formulation of a closed-
form expression which can be used to analyze the output current of parallel inter-
leaved converters. This result is presented with a level of generality such that it can
be applied to both dc-dc and inverter systems. Experimental results are used to
validate the analytical model. Furthermore, a cost-eﬀective design for a three-phase
microinverter is proposed. This design is based on the beneﬁts of interleaving and
unique properties of emerging PV cell technologies.
4.1 Single Inverter
Consider a single grid-connected inverter, as illustrated in Fig. 4.1, with modulation
signal, m, and symmetric triangular carrier ftri
(
t− φ, 12 , Tsw
)
, where fsw =
1
Tsw
is
the switching frequency. In such a system, the controller is designed to regulate the
output current such that it follows a sinusoidal reference. As the experimental result
in Fig. 4.1 shows, the measured output current consists of a desired fundamen-
tal sinusoidal component and an undesired high-frequency ripple component which
resembles a triangular waveform on small time scales.
In light of this observation, the output current will be expressed as
io =
√
2Io sin (ωt+ ϕ) + ir
=
√
2Io sin (ωt+ ϕ) + Irftri
(
t,
1
2
(1 +m) , Tsw
)
, (4.1)
where ir encapsulates the ripple component, and in the second line the ripple was
approximated as being a triangular waveform with amplitude Ir. As expressed in
(4.1), the symmetry of the triangular ripple is dependent on the modulation signal.
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Figure 4.1: Experimentally measured current waveform of a grid-connected inverter
using sine-triangle PWM.
For the half-bridge inverter, the switch duty ratio, d ∈ [0, 1], is equal to the symmetry
parameter of the triangular ripple as deﬁned in (2.1). It can be shown that the duty
ratio and modulation signal are related by
d =
1
2
(1 +m) . (4.2)
In addition, as is evident in Fig. 4.1, the amplitude of the ripple, Ir, is also time-
varying. Typically, the magnitude of the unwanted current ripple is reduced by
using a larger ﬁlter inductance, a more complex ﬁlter structure, and/or increasing
the switching frequency. However, these approaches have drawbacks since a larger
ﬁlter adds costs and a higher switching frequency increases switching power loss.
4.2 System of Parallel Interleaved Inverters
Next, consider the system of N parallel inverters in Fig. 4.2 connected across a load.
To preserve generality, it will be assumed that the load can represent anything that
absorbs the power delivered by the inverters. For instance, the load could be the
grid, a passive load, or a mechanical load. Assuming all inverters produce an output
current with an identical fundamental frequency and phase shift such they can be
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Figure 4.2: System of N parallel interleaved inverters
written in the form of (4.1), the net load current is equal to
iload =
N∑
k=1
iok
=
N∑
k=1
(√
2Ik sin (ωt+ ϕ) + irk
)
=
√
2 sin (ωt+ ϕ)
N∑
k=1
Ik +
N∑
k=1
irk. (4.3)
Further, if we assume that the fundamental component of each waveform is equal
such that I = I1 = . . . = IN , and all inverters are controlled with identical modula-
tion signals m = m1 = . . . = mN , then we obtain
iload = N
√
2I sin (ωt+ ϕ) +
N∑
k=1
irk. (4.4)
In this work, it is proposed that the kth inverter utilizes a triangular carrier waveform
equal to ftrik
(
t− k TswN , S, Tsw
)
such that each carrier is phase-shifted by a unique
multiple of TswN . When applied to N parallel inverters, the net current can be written
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as
iload = N
√
2I sin (ωt+ ϕ) +
N∑
k=1
irk
= N
√
2I sin (ωt+ ϕ) + Ir
N∑
k=1
ftri
(
t− kTsw
N
,
1
2
(1 +m) , Tsw
)
. (4.5)
This result follows from the fact that interleaved carriers imply interleaved ripple [44].
With this method, the triangular ripple components undergo cancellation once the
currents sum together as iload, and the desired fundamental components construc-
tively reinforce once summed. As a result, ﬁltering components can be kept small
while retaining a low distortion output. It will be shown that the degree of distor-
tion cancellation grows with N and is dependent on the instantaneous value of the
modulation signals. As shown in (4.5), the degree of ripple cancellation can be quan-
tiﬁed by analyzing the superposition of N interleaved triangular waveforms. In the
next section, a closed-form expression for
∑N
k=1 ftri
(
t− k TswN , S, Tsw
)
will be given.
Equipped with this analytical result, we will quantify the net ripple generated by a
system of N parallel inverters controlled with identical modulation signals.
4.3 Superposition of N Interleaved Triangular Waveforms
This section provides a closed-form expression for the summation of N interleaved
triangular waveforms. Because the derivation is lengthy, details are in Appendix
A.1. A summary of results is provided below.
4.3.1 Summary of Analytical Results
Given N interleaved triangular waveforms with amplitude one, symmetry d, and
period T , it is possible to express the superposition of these waveforms as the product
of a net amplitude and another triangular waveform with amplitude one. Speciﬁcally,
N∑
k=1
ftrik
(
t− k T
N
, d, T
)
= Aftri
(
t− qφ T
2N
,mod (Nd, 1) ,
T
N
)
, (4.6)
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where
A =
mod (Nd, 1) (1−mod (Nd, 1))
Nd (1− d) , (4.7)
d′ = mod (Nd, 1) , (4.8)
and
qφ =
0 for mod (Nd, 2) ≤ 11 for mod (Nd, 2) > 1 . (4.9)
The amplitude of the nth harmonic of the net waveform is given by
hn =
N
−2(−1)n sin(npid)
n2pi2d(1−d) for n = N, 2N, 3N . . .
0 otherwise
. (4.10)
This shows that all harmonics except those that are multiples of N are canceled.
Furthermore, if Nd is an integer, then all harmonics are equal to zero such that the
net waveform is zero for all t. This follows from the fact that sin (Xpi) = 0 when X
is an integer.
The family of curves in Fig. 4.3 show the amplitude of the net waveform, A, for
various values of N as d is varied between 0 and 1. These were calculated analytically
using (4.7). As is evident from Fig. 4.3, the amplitude of the net waveform tends to
get smaller when N increases. Furthermore, there are always N − 1 unique values
of d between 0 and 1 which give perfect cancellation such that A = 0.
0
0
1d
1
Figure 4.3: The amplitude, A, of the resultant waveform after interleaving for
various values of N as a function of d.
If these insights are applied to interleaved inverters, the following conclusions can
be made:
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a. The degree of ripple cancellation increases as the number of inverters grows.
b. The number of switch duty ratios which result in perfect cancellation increases
with the number of inverters.
As a result, systems with larger numbers of interleaving inverters will produce less
distortion. The analytical results in this section are general and can also be used to
study systems of interleaved dc-dc converters.
4.3.1.1 Illustrative Example
An example case is considered when N = 5 and d = 17 . The individual waveforms
and summed waveforms are shown in Fig. 4.4. Using (4.7), the magnitude of the
resultant waveform after superposition is A = 13 . Applying (4.8) yields
d′ = mod (5× 7, 1) ≈ 0.71 (4.11)
T ′ =
T
7
(4.12)
and
φ′ = 0 (4.13)
because mod (5× 7, 2) < 1 so that qφ = 0 in (4.9).
Figure 4.4: (Top) Interleaved triangular waveforms. (Bottom) Resultant waveform
after superposition.
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The harmonics of the resultant waveform after superposition are shown in Fig.
4.5. These were calculated using (4.10). As illustrated, the only harmonics that
remain are those which are multiples of N = 5 and not a multiple of 1d = 7. For
instance, although n = 35 is a multiple of N = 5, it is canceled because 35 is also a
multiple of 1d = 7.
0 5 10 15 20 25 30 35 40 45 50
0
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Figure 4.5: Harmonics after interleaved waveform superposition. Scale is
normalized to unity.
4.4 Experiment: Interleaved Grid-Connected Inverters
4.4.1 Description
Consider the system of three parallel interleaved single-phase half-bridge inverters
in Fig. 4.6. The kth inverter utilizes a symmetric triangular carrier waveform equal
to ftrik
(
t− k Tsw3 , 12 , Tsw
)
, where fsw = 10 kHz and Tsw =
1
fsw
, and each inverter is
equipped with a 6mH inductive output ﬁlter. A bipolar dc supply with a rail-rail
voltage 225V is connected to each inverter input. The 60Hz grid was interfaced
through a step-down transformer such that its measured RMS voltage was 65V.
Each inverter was controlled to inject a sinusoidal current into the grid with unity
power factor. This was accomplished by controlling each inverter with an inde-
pendent proportional-resonant current controller. The three controllers and PWM
interleaving were implement on a single TMS320F28335 microcontroller.
The measured output currents are shown in Fig. 4.7. As the grid current waveform
illustrates, the ripple which was originally present at the three inverter outputs
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Figure 4.6: Diagram of experimental system which consists of three parallel
grid-connected inverters.
is signiﬁcantly reduced after superposition. Furthermore, the fundamental 60Hz
components constructively reinforce. Next, the analytical results of the previous
section will be validated by deriving the net ripple component and comparing the
analytical result to the measurements in Fig. 4.7.
4.4.2 Approximation of Ripple and Comparison of Analytical and Measured
Results
A suitable design will have L/R time constants much larger than Tsw. This supports
approximation of the ripple as a piecewise linear triangular waveform [80]. When
the top switch in each inverter is closed, the voltage across the inductor, vL, can be
estimated as
vL =
Vdc
2
− |vgrid| ≈ L∆i
∆t
= L
2Ir
dTsw
, (4.14)
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Figure 4.7: Measured currents in a system of 3 interleaved parallel inverters and
analytical estimation of the normalized ripple magnitude A.
where vgrid is the grid voltage, ∆i denotes the peak-peak ripple amplitude, and ∆t is
the length of the time interval when the top switch is closed. Since ∆i corresponds to
the peak-peak amplitude, it follows that ∆i is simply related to the peak amplitude
by ∆i = 2Ir. Drawing from the deﬁnition of the duty ratio, time-interval ∆t = dTsw.
Rearranging, (4.14) the peak amplitude of the ripple is
Ir =
1
2
Tswd
|vL|
L
=
1
2
Tsw
(
1
2
(1 +m)
)
1
L
(
Vdc
2
− |vgrid|
)
, (4.15)
where the grid voltage can be expressed as vgrid =
√
2V sin (ωt).
Using (4.5), the net current entering the grid can be written as
igrid = io1 + io2 + io3
= N
√
2I sin (ωt) + Ir
3∑
k=1
ftri
(
t− kTsw
3
, d, Tsw
)
(4.16)
= 3
√
2I sin (ωt) + Ir
3∑
k=1
ftri
(
t− kTsw
3
,
1
2
(1 +m) , Tsw
)
, (4.17)
where the ﬁrst term is based on the fact that all three inverters were controlled
to inject an identical fundamental component with RMS value I. The second line
results after substituting d = 12 (1 +m) and assuming each controller produces an
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LFigure 4.8: Phasor diagram of one grid-connected inverter. Unknowns are
highlighted.
identical modulation signal, i.e., m = m1 = m2 = m3. Before the analytical result
for the superposition of N triangular waveforms is applied, we will need to estimate
the control modulation signal, m.
Each inverter was controlled to inject real and reactive power, P = 34.1 W and
Q = 0 VAR, respectively. The modulation signal is m = M sin (ωt+ φm), and each
inverter and the grid can be modeled as shown in Fig. 4.8. As illustrated in Fig.
4.8, the inverter is modeled as a voltage source with magnitude MVdc
2
√
2
, and angle φm,
while the grid is modeled as a voltage source with a zero angle. The equations for
P and Q of such a system [66] are P =
MVdcV
2
√
2ωL
sin (φm) ,
Q =
MVdcV
2
√
2
cos(φm)−V 2
ωL .
. (4.18)
Solving (4.18) iteratively forM and φm yields: M = 0.817 and φm = 18.2×10−3rad.
After substituting (4.15) into (4.17), applying the results in Section 4.3.1, and
inserting numerical values, we attain a closed-form time-domain expression for the
grid current. The analytically derived result and measured current are compared in
Fig. 4.9. To facilitate a better inspection of the ripple, Fig. 4.9 corresponds to the
region in Fig. 4.7 enclosed by the box. The results in Fig. 4.9 show the validity of
the analytical model and demonstrate the proposed method for distortion reduction.
4.5 PV Systems
In this section, the interleaving method is applied towards the development of a
single-stage microinverter topology for emerging PV cell technologies. First, a con-
ventional microinverter design will be characterized. Next, the proposed design which
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Figure 4.9: Up-close comparison of analytically estimated and measured net grid
current.
oﬀers several advantages will be described. Lastly, simulation results of a system of
interleaved microinverters will be given.
4.5.1 Applications for High-Voltage PV Modules
4.5.2 Conventional Microinverter
Figure 4.10 shows a typical microinverter topology which interfaces a single conven-
tional module to the power grid. Recall that this circuit was characterized in Section
2.3.2. As illustrated, this type of circuit consists of: i) an input stage which steps up
the voltage provided by the module, ii) capacitive dc-link which decouples the input
and output energy ﬂow, and iii) a dc-ac conversion stage, and iv) an output ﬁlter.
This is generally described as being a two-stage converter because of the presence of
a dc-dc converter at the input and a dc-ac stage at the output.
PV
module
Vgrid
voltage 
boost
dc-link
dc-ac
filter
Figure 4.10: Conventional single-phase microinverter.
The presence of a voltage boosting stage and the need for decoupling capacitors
both add costs to the single-phase microinverter. Furthermore, since the conventional
microinverter is generally designed to meet IEEE 1547 distortion in isolation, the
output ﬁlter tends to be large. Next, a simpliﬁed design for a three-phase microin-
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verter which leverages the beneﬁts of interleaving and emerging PV cell technologies
will be proposed .
4.5.3 Three-Phase Microinverter
Recently, there have been several advancements in the development of PV mod-
ules which are built from very large numbers of cells [83]. For instance, one team
of researchers at Sandia labs is developing a type of PV module made up of sev-
eral thousand solar cells with integrated optics [8487]. Utilizing the micro-transfer
printing technique described in [88, 89], a company called Semprius is marketing a
concentrating PV module made up of a large collection of small solar cells. Along
similar lines, researchers in Japan are developing PV modules which contain large
arrays of small spherical solar cells [90].
Because the voltage across a PV module is directly proportional to the number of
series PV cells, it is possible to develop a PV module which delivers power at a high
voltage and low current. Here, it is assumed that the module can be designed such
its voltage at the maximum power point meets or exceeds 400V. With this type of
module, a voltage boosting stage at the input would be unnecessary and the module
could be connected directly across the dc-link.
Vgrid
High
Voltage 
Module
dc-link
dc-ac
filter
Figure 4.11: Proposed three-phase PV inverter.
Furthermore, if the inverter interfaces to a three-phase system, the size and cost
of the decoupling capacitor could be reduced substantially. This follows from the
fact that the total power ﬂowing across a balanced three-phase system is constant.
Writing the three-phase output currents of a inverter as ia =
√
2I sin (ωt), ib =√
2I sin
(
ωt− 2pi3
)
, and ic =
√
2I sin
(
ωt+ 2pi3
)
, and denoting the grid voltages as va,
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vb, and vc, the power output is
p (t) = ia (t) va (t) + ib (t) vb (t) + ic (t) vc (t)
= 2IV
(
sin2 (ωt) + sin2
(
ωt− 2pi
3
)
+ sin2
(
ωt+
2pi
3
))
= 3IV. (4.19)
As is evident in (4.19), the power delivered by the three-phase inverter is constant
under balanced conditions. As a consequence, the decoupling capacitor does not
need to store bulk energy and a much smaller capacitance can be used. In this case,
the decoupling capacitor is needed merely to accommodate phase imbalances and
switching transients.
Given that a system of microinverters is generally composed of a very large number
of parallel inverters, the interleaving method described in this chapter can be utilized
to realize the design in Fig. 4.11. In comparison to the conventional microinverter,
it is possible utilize a single-stage topology with a reduced dc-link capacitance and a
small output ﬁlter size. It is likely that the resulting design can be made physically
smaller and at a lower cost. Also, given that the number of power conversion stages
is reduced, eﬃciency can be increased in comparison to the conventional design.
4.5.4 PV System Simulation
In this section, a system of grid-connected three-phase microinverters is simulated.
Each inverter uses the simpliﬁed design in Fig. 4.11 with high-voltage PV. The
system of inverters is interfaced to a 60Hz three-phase system with a line-line voltage
rating of 208V. Each PV module is rated to deliver 400W with a maximum power
point voltage and current of 400V and 1A, respectively.
First consider the case of one inverter. In order to satisfy the 5% THD requirement
at rated conditions, a relatively high switching frequency and large ﬁlter inductor are
required. Fig. 4.12 shows the output current of the single inverter when a switching
frequency of 50 kHz was used in conjunction with an 8mH output inductor. Next,
we will demonstrate the beneﬁts of interleaving in a multi-inverter system.
Now consider a system of 5 parallel interleaved inverters. Each inverter utilizes
an independent current controller to regulate its respective output, and each carrier
waveform is phase-shifted by a unique multiple of Tsw5 . Because interleaving is used,
the switching frequency and output ﬁlter inductance are reduced to 25 kHz and 1mH,
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Figure 4.12: Simulation: Phase a output current of a single inverter with a large
ﬁlter inductor. Current waveform has 4.5% THD.
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Figure 4.13: Simulation: Resultant phase a grid current from ﬁve parallel
interleaved inverters with reduced ﬁlter size. Ideal uniform conditions were used in
(a) such that THD is approximately 3.3%. Non-uniform conditions were simulated
in (b) where the resultant THD is approximately 4.3%.
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Figure 4.14: Simulation: Output currents of each of the ﬁve interleaved inverters
with reduced ﬁlter size and under non-uniform conditions.
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Table 4.1: Parameters of simulation with non-uniform conditions
PV # Power [W] Voltage [V] Output Current THD [%]
1 361 394.7 78
2 364 392.5 76
3 334 392.7 83
4 322 405.2 90
5 266 403.1 109
respectively. In comparison to the single inverter, the switching frequency is reduced
by half and the ﬁlter inductance was reduced by a factor of eight.
Figure 4.13(a) shows the net grid current generated by the system of inverters
during ideal uniform conditions. In this case, each PV module was operating at
rated conditions and each inverter delivered 400W. In this scenario, each controller
converges to an identical modulation signal. The analytical result presented in this
chapter could be used to approximate the waveform in Fig. 4.13(a). It is interesting
to note that the points with zero ripple in Fig. 4.14(a) correspond to the instants
when Nd is an integer.
Next, examine a more realistic scenario where each module is generating a diﬀerent
amount of power at a slightly diﬀerent voltage. Speciﬁcally, it was assumed that the
PV modules for inverters 15 have the conditions speciﬁed in Table 4.1. Despite the
diﬀerences between each PV module, the grid current, as illustrated in Fig. 4.13(b),
satisﬁes the 5% THD speciﬁcation. Furthermore, a comparison of the waveforms in
Fig. 4.13 reveals that the grid current waveform for the systems with uniform and
non-uniform conditions are relatively similar. This result implies that the proposed
interleaving method is relatively robust against deviations in PV characteristics.
The output currents of the individual inverters are shown in Fig. 4.14 and their
corresponding THD is summarized in Table 4.1.
4.6 Conclusion
A method for coordinating the switching action of N parallel inverters was devel-
oped. Using conventional sine-triangle PWM with interleaved carriers, it is possible
for a system of parallel inverters to generate a low-distortion output current while
simultaneously reducing the switching frequency and output ﬁlter size. As shown
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in Appendix A.1, Fourier series was used to derive a closed-form expression for the
superposition of N interleaved triangular waveforms. This expression was then used
to model the aggregate current generated by an experimental system of three in-
terleaved inverters. Simulation results were presented for a PV system. The next
chapter will be focused on the coordination of parallel inverters in a microgrid using
nonlinear control.
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Chapter 5
SYNCHRONIZATION OF NONLINEAR
OSCILLATORS COUPLED THROUGH AN LTI
NETWORK
Synchronization of distributed oscillator systems is relevant to several research ar-
eas, including neural processes, coherency in plasma physics, communications, and
electric power systems [9197]. In this chapter, a suﬃcient condition for the global
asymptotic synchronization of a class of identical nonlinear oscillators coupled through
an electrical network with LTI elements (resistors, capacitors, inductors, and trans-
formers) is presented. As a particular case, symmetric networks composed of oscil-
lators connected to a common node through identical branch impedances are exam-
ined. Here, it will be shown that the synchronization condition is independent of: i)
the load impedance, and ii) the number of oscillators in the network. These results
will then be used to formulate a control paradigm for the coordination of parallel
inverters serving a passive electrical load in a microgrid.
Relevant to this work is a body of literature that has examined synchroniza-
tion conditions for diﬀusively coupled oscillators using passivity theory [98101].
Passivity-based analysis was applied in [102], where it was ﬁrst proposed that in-
verters could be controlled to act as nonlinear oscillators in a power system. As
developed in [99, 100], passivity-based approaches require the formulation of a stor-
age function which is proportional to the oscillator state-variable diﬀerences. It then
follows that a suﬃcient condition for synchronization can be attained by showing the
conditions under which the time-derivative of the storage function was strictly neg-
ative. However, one shortcoming of this approach is that it is diﬃcult to formulate
an appropriate storage function when the coupling network contains energy storage
elements such as capacitors and inductors. Because power networks are generally
comprised of LTI circuit elements (resistors, capacitors, inductors, and transform-
ers), passivity-based synchronization analysis is diﬃcult to apply in this setting.
Alternatively, the notion of L2 input-output stability was used in [103105] to
analyze synchronization in cyclic feedback systems coupled through an LTI network.
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Given the diﬀerential equations of the original system, a transformation is performed
such that an equivalent system based on signal diﬀerences is formulated. If the re-
sulting diﬀerential system is input-output stable, it can be shown that all signal
diﬀerences decay to zero and oscillator synchronization results. One signiﬁcant ad-
vantage of this technique is that the analyst does not need to formulate a storage
function. Using established L2 input-output stability methods, a suﬃcient condi-
tion for synchronization can be attained. The results in this chapter derive from L2
methods because they facilitate analysis of LTI power networks.
The results in this chapter are primarily focused on the theory and analysis of
coupled oscillator systems. To summarize, the contributions of this chapter are as
follows:
a. A suﬃcient global asymptotic synchronization condition is derived for a class
of identical nonlinear oscillators coupled through an LTI network.
b. For the particular network topology where the oscillators are connected to
a common node through identical branch impedances, it is shown that the
synchronization condition is independent of the number of oscillators and the
load impedance.
c. From an application perspective, these results are applied to the coordination of
inverters in a single-phase microgrid to achieve a control and design paradigm
that is robust (independent of load) and modular (independent of number of
inverters).
In general, results will be presented with a level of generality such that they can be
applied to a variety of problems. Later in this thesis, theoretical results derived in
this chapter will be applied towards the practical design and implementation of a
microgrid with N parallel inverters.
5.1 Preliminaries
For the N -tuple (u1, . . . , uN ), denote u = [u1, . . . , uN ]
T to be the corresponding
column vector, where T indicates transposition. The N -dimensional column vectors
of all ones and all zeros are denoted by 1 and 0, respectively. N ×N matrices will
be denoted by U and they will be diagonalized as U = QΛQ−1, where Λ denotes the
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diagonal matrix of eigenvalues and the column vectors of Q are the corresponding
eigenvectors.
The Laplace transform of the continuous-time function f(t) is denoted by f(s),
where s = ρ+ jω is a complex number, and j =
√−1. Transfer functions are denoted
by lower-case z(s), and transfer matrices are denoted by upper-case Z(s). Unless
stated otherwise, Z(s) = z(s)IN , where IN is the N ×N identity matrix.
The Euclidean norm of a real or complex vector, u, is denoted by ‖u‖2 and is
deﬁned as
‖u‖2 =
√
u∗u, (5.1)
where ∗ indicates the conjugate transpose. If u is real, then u∗ = uT. For some
continuous-time function u(t), u : [0,∞)→ RN , the L2 norm of u is deﬁned as
‖u‖L2 =
√√√√√ ∞ˆ
0
u (t)T u (t) dt, (5.2)
and the space of piecewise-continuous and square-integrable functions where ‖u‖L2 <
∞ is denoted by L2 [106]. If u ∈ L2, then u is said to be bounded. A causal system,
H, with input u and output y, is said to be ﬁnite-gain L2 stable if there exist ﬁnite,
non-negative constants, γ and η, such that
‖y‖L2 = ‖H (u)‖L2 ≤ γ ‖u‖L2 + η, ∀u ∈ L2. (5.3)
The smallest value of γ for which there exists a η such that (5.3) is satisﬁed is called
the L2 gain of the system. The L2 gain ofH, denoted as γ (H), provides a measure of
the largest ampliﬁcation applied to the input signal, u, as it propagates through the
system H. Intuitively, (5.3) can be understood as stating that norm of the output,
H (u), will not be larger than the linearly scaled norm of the input u. Hence, the
system is described as being input-output stable when the L2 gain of H is ﬁnite.
If H is linear and can be represented by the matrix of transfer functions H (s) such
that H (s) ∈ CN×N , it can be shown that the L2 gain of H is equal to its H-inﬁnity
norm, denoted by ‖H‖∞, and deﬁned as
γ (H) = ‖H‖∞ = sup
ω∈R
‖H (jω)u (jω)‖2
‖u (jω)‖2
, (5.4)
where ‖u (jω)‖2 = 1, provided that all poles of of H(s) have strictly negative real
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parts [107]. Because (5.4) is the ratio of the output to input norms, it is clear that
γ (H) gives a measure of the largest ampliﬁcation of the vector u when it is multiplied
by the matrix H(s). Stated alternatively, γ (H) is the largest singular value of the
matrix H (s). Note that if H (s) is a single-input single-output transfer function
such that H (s) ∈ C, then γ (H) = ‖H‖∞ = sup
ω∈R
‖H (jω)‖2.
A classical result that will be useful in showing synchronization is Barbalat's
lemma [104, 105]. Consider the continuous function φ : [0,∞) → R. Barbalat's
lemma [107] states that if limt→∞
´ t
0 φ (τ) dτ <∞, then
lim
t→∞φ (t) = 0. (5.5)
Later, this property will be used to show that all signal diﬀerences decay to zero
when the system meets the suﬃcient condition for synchronization.
The electrical networks under study have underlying graphs that are undirected
and connected. The corresponding Laplacian matrix, denoted by Γ ∈ RN×N , has
the following properties (see [104,108,109] for proofs and additional discussion):
a. rank(Γ) = N − 1.
b. The eigenvalues of Γ (ordered in ascending order by magnitude) are denoted
by λ1 < λ2 < · · · < λN , where λ1 = 0.
c. Γ is symmetric with row and column sums equal to zero such that Γ1 = ΓT1 =
0.
d. The eigenvector q1 (corresponding to λ1 = 0) is given by q1 =
1√
N
1.
e. The Laplacian can be diagonalized as Γ = QΛQT, where it follows that Q−1 =
QT because Γ = ΓT.
A useful construct that will be employed to compare individual oscillator outputs
with the average of all N oscillator outputs is the projector matrix, Π, deﬁned [99,
100,104] as
Π = IN − 1
N
11T. (5.6)
For some vector u ∈ RN , denote u˜ = Πu, and refer to u˜ as the corresponding
diﬀerential vector (in previous work, see, e.g., [99, 100, 103105], the quantity u˜ is
referred to as an incremental quantity). A causal system, H, with input u and output
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y, is said to be diﬀerentially ﬁnite-gain L2 stable if there exist ﬁnite, non-negative
constants, γ˜ and η˜, such that
‖y˜‖L2 ≤ γ˜ ‖u˜‖L2 + η˜, ∀u˜ ∈ L2, (5.7)
where y˜ = Πy. The smallest value of γ˜ for which there exists a η˜ such that (5.7)
is satisﬁed, is called the diﬀerential L2 gain of the system and is denoted as γ˜ (H).
The diﬀerential L2 gain provides a measure of the ampliﬁcation of signal diﬀerences
as they propagate through a system.
5.2 Conditions for Global Asymptotic Synchronization
In this section, a system-level description of the coupled nonlinear oscillators is
provided. Next, the projector matrix is used to derive a corresponding system based
on signal diﬀerences. Finally, equipped with the diﬀerential system description,
the main result of this chapter will be presented: a suﬃcient condition for global
asymptotic synchronization of the coupled oscillators.
5.2.1 System Description
Figure 5.1: The general oscillator structure of interest.
Consider the class of electrical oscillators that can be described by the circuit dia-
gram depicted in Fig. 5.1. The oscillator has: i) a linear subsystem comprised of pas-
sive circuit elements with impedance zosc(s), and ii) a nonlinear voltage-dependent
current source, g(ν). The source g(ν) is required to be continuous and diﬀerentiable,
and additionally requires
σ , sup
ν∈R
∣∣∣∣ ddv g(ν)
∣∣∣∣ <∞. (5.8)
In other words, the slope of g(ν) with respect to the oscillator voltage must be
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Figure 5.2: N parallel oscillators interconnected through an LTI network described
by the admittance matrix Y (s).
bounded.
Consider a system in which N such oscillators are coupled through a passive
electrical LTI network, and the coupling is captured through
i(s) = Y (s)v(s), (5.9)
where i(s) = [i1(s), . . . , iN (s)]
T is the vector of oscillator output currents, v(s) =
[v1(s), . . . , vN (s)]
T is the vector of oscillator terminal voltages, and Y (s) is the net-
work admittance matrix of the general form
Y (s) = α(s)IN + β(s)Γ, (5.10)
where α(s), β(s) ∈ C, and Γ is the network Laplacian with the properties described
in Section 5.1. Later, it will be shown that the admittance matrix of the microgrid
network under consideration does have the form shown in (5.10). Conceptually, the
admittance, α(s), in the ﬁrst term can be understood as the local load observed
from the output of each oscillator while the second term, β(s)Γ, accounts for the
interaction between units. As the system synchronizes, the interaction between
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oscillators decays to zero and the eﬀective output impedance observed from the each
oscillator is equal to α(s)−1.
Figure 5.2 depicts the network of oscillators described above. From Fig. 5.2, it is
apparent that the terminal voltage of the jth oscillator, vj(s), can be expressed as
vj(s) = zosc(s) (isrcj(s)− ij(s)) , ∀j = 1, . . . , N. (5.11)
Writing all terminal voltages in matrix form yields
v(s) = Zosc(s) (isrc(s)− i(s))
= Zosc(s)isrc(s)− Zosc (s)Y (s) v (s) , (5.12)
where Zosc(s) = zosc(s) · IN ∈ CN×N , isrc(s) = [isrc1(s), . . . , isrcN (s)]T, and in the
second line of (5.12), i(s) = Y (s)v(s) from (5.9) has been substituted. v(s) can be
isolated from (5.12) as follows:
v(s) = (IN + Zosc (s)Y (s))
−1 Zosc (s) isrc (s)
= F (Zosc (s) , Y (s)) isrc (s) , (5.13)
where F : CN×N × CN×N → CN×N is called the linear fractional transformation
[110]. In general, for some A,B of appropriate dimension and domain, the linear
fractional transformation is deﬁned as
F (A,B) := (IN +AB)−1A. (5.14)
Using (5.13), the system of coupled oscillators admits the compact block-diagram
representation in Fig. (5.3), where the linear and nonlinear portions of the system
are clearly compartmentalized by F (Zosc (s) , Y (s)) and g(v) = [g(v1), . . . , g(vN )]T,
respectively.
Figure 5.3: Block-diagram representation of coupled oscillator system. g (v) is a
vector which captures the input-output relation of all the nonlinear circuit elements
in the oscillators.
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5.2.2 Corresponding Diﬀerential System
The primary objective is to show global asymptotic synchronization in the network
introduced above. Speciﬁcally, oscillator synchronization is deﬁned as
lim
t→∞ vj(t)− vk(t) = 0 ∀j, k = 1, . . . , N. (5.15)
For ease of analysis, it will be useful to transform to a coordinate system based on
signal diﬀerences. Subsequently, such a system will be referred to as the correspond-
ing diﬀerential system. Towards this end, note that the projector matrix deﬁned in
(5.6) has the following [103,104] property:
v˜(t)Tv˜(t) = (Πv(t))T (Πv(t)) =
1
2N
N∑
j=1
N∑
k=1
(vj(t)− vk(t))2 . (5.16)
Therefore, it is evident that the synchronization condition in (5.15) is equivalent to
requiring v˜(t) = Πv(t)→ 0 as t→∞.
The corresponding diﬀerential system will now be derived. First, the diﬀerential
terminal-voltage vector, v˜(s), can be expressed as
v˜(s) = Πv(s) = Π (Zosc(s) (isrc (s)− i (s)))
= Zosc(s) (Πisrc(s)−ΠY (s)v(s))
= Zosc(s)
(˜
isrc(s)− Y (s)v˜(s)
)
, (5.17)
where in the ﬁrst line, v(s) from (5.12) has been substituted, and in the second
line, the relation i(s) = Y (s)v(s) from (5.9) was used and the fact that ΠZosc(s) =
Πzosc (s) IN = zosc (s) INΠ = Zosc(s)Π. Finally, the last line follows from the fact
that the projector and admittance matrices commute, i.e., ΠY (s) = Y (s)Π. To
prove this, for the class of admittance matrices given by (5.10), note that
ΠY (s) = Π (α(s)IN + β(s)Γ)
= α(s)INΠ + β(s)ΠΓ
= α(s)INΠ + β(s)
(
IN − 1
N
11T
)
Γ
= α(s)INΠ + β(s)
(
ΓIN − 1
N
Γ11T
)
= (α(s)IN + β(s)Γ) Π = Y (s)Π, (5.18)
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where the fact that the row and column sums of Γ are zero was used, which implies
11TΓ = 00T = Γ11T. v˜(s) in (5.17) can now be isolated as follows:
v˜(s) = (IN + Zosc(s)Y (s))
−1 Zosc(s)˜isrc(s)
= F (Zosc(s), Y (s)) i˜src(s). (5.19)
Notice the similarity between (5.19) and (5.13). In particular, note that the linear
fractional transformation also maps i˜src(s) to v˜(s).
Finally, deﬁne a map g˜ that captures the impact of g(v) in the corresponding
diﬀerential system as follows:
g˜ : v˜ → −i˜src. (5.20)
A complete description of the equivalent diﬀerential system has now been attained.
In particular, this system admits the block diagram representation in Fig. 5.4, where,
as in Fig. 5.3, the linear and nonlinear subsystems are clearly compartmentalized
using F (·, ·) and g˜, respectively.
Figure 5.4: Block-diagram representation of the equivalent diﬀerential system.
5.2.3 Suﬃcient Conditions for Global Asymptotic Synchronization
We now derive suﬃcient conditions that ensure global asymptotic synchronization
in the sense of (5.15) for the system of oscillators described above. Before the main
theorem is stated, a lemma is ﬁrst presented which gives an upper bound on the
diﬀerential L2 gain of the nonlinearity g(·).
Lemma 1. The diﬀerential L2 gain of g is ﬁnite and upper bounded by σ such
that
γ˜ (g) ≤ σ = sup
ν∈R
∣∣∣∣ ddν g(ν)
∣∣∣∣ <∞. (5.21)
Proof: By deﬁnition of σ, for any pair of terminal voltages vj and vk, and the
corresponding source currents isrcj and isrck, where j, k ∈ {1, . . . , N}, the mean-
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value theorem [107] can be applied to give
σ ≥ |isrcj (t)− isrck (t)||vj (t)− vk (t)|
=⇒ σ2 (vj (t)− vk (t))2 ≥ (isrcj (t)− isrck (t))2 . (5.22)
Summing over all indices, j, k ∈ {1, . . . , N} in (5.22) yields
σ2
N∑
j=1
N∑
k=1
(vj (t)− vk (t))2 ≥
N∑
j=1
N∑
k=1
(isrcj (t)− isrck (t))2 , (5.23)
which can be rearranged and simpliﬁed as follows
σ ≥
√√√√∑Nj=1∑Nk=1 (isrcj (t)− isrck (t))2∑N
j=1
∑N
k=1 (vj (t)− vk (t))2
. (5.24)
Since (5.24) holds for any set of terminal voltages, this implies
σ ≥ sup
v∈RN
√√√√ 12N ∑Nj=1∑Nk=1 (isrcj (t)− isrck (t))2
1
2N
∑N
j=1
∑N
k=1 (vj (t)− vk (t))2
, (5.25)
which can be rewritten compactly using the projector-matrix notation in (5.16) as
σ ≥ sup
v∈RN
√
i˜src(t)Ti˜src(t)
v˜(t)Tv˜(t)
. (5.26)
By deﬁnition of the diﬀerential L2 gain,
γ˜ (g) = sup
v∈RN
∥∥∥˜isrc∥∥∥L2
‖v˜‖L2
= sup
v∈RN
√´∞
0 i˜src(t)
Ti˜src(t) dt√´∞
0 v˜(t)
Tv˜(t) dt
. (5.27)
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Applying (5.26) in the deﬁnition above,
γ˜ (g) ≤ sup
v∈RN
√
σ2
´∞
0 v˜(t)
Tv˜(t) dt´∞
0 v˜(t)
Tv˜(t) dt
= σ <∞, (5.28)
which completes the proof. 
We are now ready to state and prove the main result of this chapter: a suﬃ-
cient condition for global asymptotic synchronization in the network of oscillators
described in Section 5.2.1.
Theorem 1. The network of N oscillators coupled through (5.9) with the admit-
tance matrix in (5.10), synchronizes in the sense of (5.15), if
‖F (ζ(s), β (s)λ2)‖∞ σ < 1, (5.29)
where λ2 is the smallest positive eigenvalue of Γ, and
ζ(s) :=
zosc (s)
1 + α(s)zosc(s)
. (5.30)
Proof: Consider the block-diagram of the diﬀerential system in Fig. 5.4. Denote
the diﬀerential L2 gain of the linear fractional transformation by γ˜ (F (Zosc(s), Y (s))).
The ﬁnite-gain diﬀerential L2 stability of F (Zosc(s), Y (s)) gives
‖v˜‖L2 ≤ γ˜ (F (Zosc(s), Y (s)))
∥∥∥˜isrc∥∥∥L2 + η˜, (5.31)
for some non-negative η˜. Applying (5.21) from Lemma 1, it follows that∥∥∥˜isrc∥∥∥L2 ≤ σ ‖v˜‖L2 . (5.32)
Combining (5.31) and (5.32) yields
‖v˜‖L2 ≤ γ˜ (F (Zosc(s), Y (s)))σ ‖v˜‖L2 + η˜. (5.33)
It will be required that
γ˜ (F (Zosc(s), Y (s))) · σ < 1. (5.34)
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Isolating ‖v˜‖L2 leads to
‖v˜‖L2 ≤
η˜
1− γ˜ (F (Zosc(s), Y (s)))σ , (5.35)
which implies that v˜ ∈ L2. It follows from Barbalat's lemma [103105,107] that
lim
t→∞ v˜(t) = 0 =⇒ limt→∞ vj(t)− vk(t) = 0 ∀j, k = 1, . . . , N. (5.36)
That is, if the system of oscillators satisﬁes the condition in (5.34), global asymptotic
synchronization can be guaranteed.
The result in (5.29) will now be derived by showing γ˜ (F (Zosc(s), Y (s))) equals
‖F (ζ(s), β (s)λ2)‖∞. From the deﬁnition of the linear fractional transformation in
(5.14), and the general form of the admittance matrix in (5.10), note that
F (Zosc(s), Y (s)) = (IN + Zosc(s)Y (s))−1 Zosc(s)
= (IN + Zosc(s) (α(s)IN + β(s)Γ))
−1 Zosc(s)
= ((1 + α(s)zosc(s)) IN + zosc(s)β(s)Γ)
−1 Zosc(s)
=
(
IN +
zosc(s)
1 + α(s)zosc(s)
β(s)Γ
)−1 zosc(s)IN
1 + α(s)zosc(s)
= F (ζ(s)IN , β(s)Γ) . (5.37)
Because F (ζ(s)IN , β(s)Γ) is a linear system, it follows that the diﬀerential L2 gain
of F (Zosc(s), Y (s)) can be calculated using the H-inﬁnity norm. Now, by deﬁnition
of the H-inﬁnity norm and diﬀerential L2 gain, it follows that
‖F (ζ(s)IN , β(s)Γ)‖∞
= sup
ω∈R
‖v˜ (jω)‖2∥∥∥˜isrc(jω)∥∥∥
2
= sup
ω∈R
∥∥∥(IN + ζ(jω)β(jω)Γ)−1 ζ(jω)˜isrc (jω)∥∥∥
2∥∥∥˜isrc(jω)∥∥∥
2
= sup
ω∈R
∥∥∥Q (IN + ζ(jω)β(jω)Λ)−1 ζ(jω)QTi˜src(jω)∥∥∥
2∥∥∥QTi˜src(jω)∥∥∥
2
, (5.38)
where Γ was diagonalized as Γ = QΛQT in the second line above. Two key observa-
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tions will now be made to simplify (5.38):
i) The ﬁrst column ofQ is given by q1 =
1√
N
1. Furthermore, 1TΠ = 1T
(
IN − 1N 11T
)
=
1T − 1N
(
1T1
)
1T = 0T. Therefore, the vector QTi˜src(s) = Q
TΠisrc(s) is given by
QTi˜src(s) = Q
TΠisrc(s) = [0, D(s)]
T , (5.39)
where D(s) ∈ CN−1×1 is made up of the non-zero elements of the vector QTΠisrc(s).
ii) Denote the diagonal matrix with diagonal entries comprised of the non-zero
eigenvalues of Γ by ΛN−1, i.e., ΛN−1 = diag{λ2, . . . , λN} ∈ RN−1×N−1.
Using the two observations highlighted above, (5.38) can now be simpliﬁed as
‖F (ζ(s)IN , β(s)Γ)‖∞
= sup
ω∈R
∥∥∥(IN−1 + ζ(jω)β(jω)ΛN−1)−1 ζ(jω)D(jω)∥∥∥
2
‖D(jω)‖2
= sup
j=2,...,N
sup
ω∈R
(
D∗(jω) (1 + ζ(jω)β(jω)λj)−2 ζ2(jω)D(jω)
D∗(jω)D(jω)
) 1
2

= sup
j=2,...,N
(
sup
ω∈R
(1 + ζ(jω)β(jω)λj)
−1 ζ(jω)
)
= sup
j=2,...,N
‖F (ζ(s), β (s)λj)‖∞ = ‖F (ζ(s), β (s)λ2)‖∞ , (5.40)
where the last equality follows from the fact that ‖F (ζ(s), β (s)λ)‖∞ is a decreasing
function of λ [104]. From (5.34) and (5.40), it is apparent that (5.29) is a suﬃcient
condition for global asymptotic synchronization. 
Intuitively, the proof for Theorem 1 can be thought of as being based on the
closed-loop block-diagram of the diﬀerential system in Fig. 6.5. Recall that the
L2 gain provides a measure of the largest ampliﬁcation imparted by a system as
a signal propagates through it. Thus, if the product of the diﬀerential L2 gains,
γ˜ (F (Zosc(s), Y (s))) and γ˜ (g), is less than 1, it follows that the diﬀerential vectors, v˜
and i˜src, both decay to zero and oscillator synchronization results. It can equivalently
be stated that because the diﬀerential system in Fig. 6.5 is stable, the diﬀerential
vectors tend towards zero.
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5.3 System of Deadzone Oscillators
In this section, the oscillator model which will form the basis of the inverter control
will be described and the coupling network of a microgrid with N parallel inverters
will be characterized. It will be shown that when Theorem 1 is applied to the system
of interest, the synchronization criterion is independent of the number of oscillators
and load parameters.
Before describing the oscillator, Liénard's theorem is stated below. This theorem
will be used to establish the existence of a stable and unique limit cycle in the
particular oscillator under study.
Theorem 2. (Liénard's Theorem [94]) Consider the system
v¨ + r (v) v˙ +m (v) = 0, (5.41)
where v : [0,∞) → R and r (v) ,m (v) : R → R are diﬀerentiable with respect to v.
The functions, r (v) and m (v), are even and odd, respectively. In addition, deﬁne
R (v) :=
ˆ v
0
r (τ) dτ. (5.42)
The system in (5.41) has a unique and stable limit cycle if: i) m (v) > 0 ∀v > 0, ii)
R (v) has one positive zero for some v = p, iii) R (v) < 0 when 0 < v < p, and iv)
R (v) monotonically increases for v > p and lim
v→∞R (v) =∞.
5.3.1 Oscillator Description
In this work, the dead-zone oscillator shown in Fig. 5.5 is used, in which the linear
subsystem is composed of a parallel RLC circuit with impedance
zosc(s) = R || sL || (sC)−1, (5.43)
and the nonlinear current source is given by
g(v) = f(v)− σv, (5.44)
where f(·) is a continuous, diﬀerentiable dead-zone function with slope 2σ, and
f(v) ≡ 0 for v ∈ (−ϕ,+ϕ), as illustrated in Fig. 5.6(a). The function g(v), which
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is plotted in Fig 5.6(b), resembles a piecewise linear function. As illustrated in Fig
5.6(b), the nonlinear current source, g(v), acts as a power source for v < 2ϕ and as
a dissipative element when v > 2ϕ. 1
R L C
Figure 5.5: A single nonlinear oscillator.
(a)
source dissipativedissipative
(b)
Figure 5.6: The functions (a) f(v) and (b) g(v) illustrated for the proposed
dead-zone oscillator. Note that for the dead-zone oscillator, supv∈R
∣∣ d
dvg(v)
∣∣ = σ.
Using Kirchhoﬀ's voltage and current laws, the terminal voltage of the dead-zone
oscillator can be derived as
LC
d2v
dt2
+ L
(
df(v)
dv
+
1
R
− σ
)
dv
dt
+ v = 0. (5.45)
(5.45) can be rewritten by expressing the derivatives of v with respect to τ = t/
√
LC
to get
v¨ +
√
L
C
(
df (v)
dv
+
1
R
− σ
)
v˙ + v = 0, (5.46)
1The proposed dead-zone oscillator is very similar to the well-known Van der Pol oscillator which
utilizes a cubic nonlinearity instead of a deadzone nonlinearity as used here [99].
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which is of the form in (5.41), with m (v) = vr (v) = √LC (df(v)dv + 1R − σ) . (5.47)
For the case σ > 1/R, it is easy to see thatm(v), r(v), and R(v) satisfy the conditions
in Liénard's theorem, implying that the dead-zone oscillator has a stable and unique
limit cycle. The steady-state limit cycles of the dead-zone oscillator are plotted for
diﬀerent values of  =
√
L
C
(
σ − 1R
)
in Fig. 5.7(a). For comparison, the limit cycles
of the well-known Van der Pol oscillator for the same set of parameters is shown
in Fig. 5.7(b). When   1, it can be shown that the steady-state oscillation will
have a frequency approximately equal to 1√
LC
. Furthermore, it is evident that for
small values of , the phase-plot resembles a unit circle, and as a result, the voltage
oscillation approximates an ideal sinusoid in the time-domain.
-1 0
0
-1
1
2
3
-2
-3
1
(a)
-1 0
0
-1
1
2
3
-2
-3
1
(b)
Figure 5.7: Phase-plot of steady-state limit-cycles in the (a) dead-zone and (b) Van
der Pol oscillators for varying .
Intuitively, the oscillation results from a periodic energy exchange between the
passive RLC circuit and nonlinear element, g(v), at the RLC resonant frequency,
ωo =
1√
LC
. The piecewise nonlinearity in Fig. 5.6(b) acts as a dissipative circuit
element when the iv curve lies in quadrants I and III and as a power source when in
quadrants II and IV. As a result, the nonlinear current source injects power into the
system for small values of v, and dissipates power for large values of v. The overall
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tendency is for small oscillations to grow while large oscillations are damped such
that a unique steady-state oscillation of some intermediate amplitude is reached.
Example
In the following example, the objective will be to design a 60Hz deadzone os-
cillator. The parameters R, L and ϕ were selected as 10Ω, 500µH, and 0.4695V,
respectively. The resonant frequency, denoted as ωo = 2pi60 rad/s, was maintained
by choosing C = 1
ω2oL
. Figure 5.8 shows the steady-state oscillation when σ is chosen
as approximately 0.63Ω−1, 5.4Ω−1, and 16Ω−1 such that the resulting value of  is
0.1, 1, and 3, respectively. It can be seen that as σ increases, the distortion in the
waveform increases. Furthermore, the desired frequency is attained for small values
of .
t [ms]
v
50
-1
1
0
0.1
10 15 20
1
Figure 5.8: Deadzone oscillator limit-cycle for various values of  as σ is changed.
The amplitude of the oscillation has been normalized to facilitate comparison.
5.3.2 Network Description
Microgrids are regularly made up of N parallel inverters connected across a load
[8, 66], and this motivates investigation of the network topologies in Figs. 5.9 and
5.10. Each oscillator is connected to a common node through a branch impedance,
znet(s), which may contain any combination of linear circuit elements. The voltage at
the common node to which all the network impedances are connected is denoted by
82
vload. First, consider the case when no load is connected to the common node. The
results from Section 5.2.2 can be used to derive a suﬃcient condition for oscillator
synchronization. The synchronization condition will be shown to be independent of
the number of oscillators. In the forthcoming section, the case where the oscillators
deliver power to a load (connected at the common node) will be analyzed, and it
will be demonstrated that the synchronization condition is identical to the case with
no load. This is a remarkable result, because it implies the system can be designed
independent of the load parameters and knowledge of number of inverters.
5.3.2.1 System of Oscillators Connected to No Load
Coupling Network
Oscillator #1
Oscillator #2
Oscillator #N
Figure 5.9: N parallel oscillators with no load.
Consider ﬁrst the no load case. From Fig. 5.9, the jth oscillator output current is
given by
ij (s) =
1
znet (s)
(vj (s)− vload (s)) . (5.48)
Since the output currents must sum to zero,
0 =
N∑
k=1
ik (s) =
1
znet (s)
((
N∑
k=1
vk (s)
)
−Nvload(s)
)
. (5.49)
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Rearranging terms,
vload (s) =
1
N
N∑
k=1
vk (s) . (5.50)
Substituting (5.50) in (5.48) leads to
ij (s) =
1
znet (s)
(
vj (s)− 1
N
N∑
k=1
vk (s)
)
. (5.51)
Writing all output currents in matrix form gives
i(s) =
1
znet(s)
(
IN − 1
N
11T
)
v (s) =
1
Nznet (s)
Γv (s) , (5.52)
where
Γ = NIN − 11T =

N − 1 −1 · · · −1
−1 N − 1 · · · −1
...
...
. . .
...
−1 −1 · · · N − 1
 , (5.53)
for this particular network. The smallest non-zero eigenvalue, λ2, of this Laplacian
is equal to N . Comparing (5.52) with (5.9), it is clear that
Y (s) =
1
Nznet (s)
Γ. (5.54)
Furthermore, by referring to (5.10) and (5.30), it follows that for the no-load case
α(s) = 0
β(s) = (Nznet(s))
−1
ζ(s) = zosc(s)
. (5.55)
Applying ζ(s), β(s), and λ2 for this network in the linear fractional transformation
of Theorem 1 leads to
F (ζ(s), β (s)λ2) = (1 + ζ(s)β(s)λ2)−1 ζ(s)
=
zosc(s)
1 + zosc(s) (Nznet(s))
−1N
=
zosc(s)znet(s)
znet(s) + zosc(s)
. (5.56)
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It is interesting to note that F (ζ(s), β (s)λ2) equals the impedance of the parallel
combination of zosc(s) and znet(s). Applying (5.29) of Theorem 1 gives the following
synchronization condition:
sup
ω∈R
∥∥∥∥ znet(jω)zosc (jω)znet(jω) + zosc (jω)
∥∥∥∥
2
σ < 1. (5.57)
Note that the condition for synchronization is independent of N and depends only on
the impedance of the oscillator linear subsystem, zosc (s), and the branch impedance,
znet (s).
5.3.2.2 System of Oscillators Connected to a Passive Linear Load
Microgrid Network
Oscillator #1
Oscillator #2
Oscillator #N
Figure 5.10: N parallel oscillators with a linear load.
Consider now a linear load case. In Fig. 5.10, the load can be made up of any
arbitrary combination of passive LTI circuit elements. The jth oscillator output
current is given by (5.48), and further,
vload (s) = zload (s)
N∑
k=1
ik (s) . (5.58)
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Substituting (5.58) in (5.48) yields
ij (s) =
1
znet (s)
(
vj (s)− zload (s)
N∑
k=1
ik (s)
)
, (5.59)
from which vj (s) can be isolated to get
vj (s) = znet(s)ij (s) + zload (s)
N∑
k=1
ik (s) . (5.60)
Collecting all terminal voltages in matrix form yields
v (s) =
(
znet (s) IN + zload (s)11
T
)
i (s) . (5.61)
Comparing (5.61) with (5.9) indicates
Y −1 (s) = znet (s) IN + zload (s)11T. (5.62)
To invert (5.62), begin by diagonalizing 11T = QΛQT, where Λ = diag{0, . . . , 0, N} ∈
RN×N , to get
Y −1 (s) = znet (s) IN + zload (s)QΛQT
= znet(s)Q
(
IN +
zload(s)
znet(s)
Λ
)
QT. (5.63)
It will be useful to deﬁne
zeq(s) , znet(s) +Nzload(s). (5.64)
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Inverting the expression in (5.63) yields
Y (s) =
1
znet(s)
Q
(
IN − zload(s)
zeq(s)
Λ
)
QT
=
1
znet(s)zeq(s)
Q (zeq(s)IN − zload(s)Λ)QT
=
1
znet(s)zeq(s)
(
(znet(s) +Nzload(s)) IN − zload(s)11T
)
=
1
znet(s)zeq(s)
(
znet(s)IN + zload(s)
(
NIN − 11T
))
=
1
znet(s)zeq(s)
(znet(s)IN + zload(s)Γ) , (5.65)
where in the third line above, the deﬁnition of zeq(s) from (5.64) was used, and in
the last line, the Γ deﬁned in (5.53) was utilized. Comparing (5.65) with (5.10), and
using (5.30), it is evident that for the linear-load case:
α(s) = z−1eq (s)
β(s) = zload(s)znet(s)z
−1
eq (s)
ζ(s) = zosc(s)zeq(s) (zosc(s) + zeq(s))
−1
. (5.66)
As the system synchronizes and the interaction between oscillators decays to zero,
the eﬀective impedance observed from the output of the oscillator is equal to zeq(s) =
znet(s) +Nzload(s). In other words, the eﬀective load seen by each oscillator during
synchronized system conditions is equal to zeq(s).
For the ζ(s) and β(s) in (5.66), it follows that
F (ζ(s), β (s)λ2) = (1 + ζ(s)β(s)λ2)−1 ζ(s)
=
zosczeq (zosc + zeq)
−1
1 + zosczeq (zosc + zeq) zloadz
−1
netz
−1
eq N
=
zosc
z−1eq (zosc + zeq) + zoscz−1eq zloadz−1netN
=
zosc
1 + zoscz
−1
eq
(
1 + zloadz
−1
netN
)
=
zosc
1 + zoscz
−1
eq
(
zeqz
−1
net
) = zosc(s)znet(s)
znet(s) + zosc(s)
. (5.67)
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Applying (5.29), the synchronization condition
sup
ω∈R
∥∥∥∥ znet(jω)zosc (jω)znet(jω) + zosc (jω)
∥∥∥∥
2
σ < 1 (5.68)
follows, which is the same condition as the no-load case in (5.57). Notice that the
synchronization condition is independent of the number of oscillators and the load
impedance.
5.4 Case Studies
In this section, simulation results are presented to validate the synchronization con-
dition. In particular, it will be demonstrated that a system of inverters controlled as
deadzone oscillators satisfying (5.29) will synchronize in a passive electrical network
and deliver power to a load.
In all the case studies, a network with the topology in Fig. 5.10 will be consid-
ered. The network branch impedance is given by znet (s) = sLnet + Rnet, where
Lnet and Rnet correspond to the combined line and inverter-output-ﬁlter inductance
and resistance, respectively (the inverter output-ﬁlter inductance is used to reduce
harmonics in the inverter output current that arises due to switching [80]). Finally,
it is assumed that the load is resistive such that zload (s) = Rload.
Table 5.1: System parameters used in the case studies.
Case Study I, II
N 100
R 8.66 Ω
L 433.2µH
C 16.2 mF
σ 1.15 S
ϕ 146.1 V
 0.170
Rnet 0.1 Ω, 0.02 Ω
Lnet 500µH
Rload 91.96 mΩ
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For this system, the linear fractional transformation is given by
F (zosc(s), z−1net(s)) = zosc(s)znet(s)znet(s) + zosc(s)
=
1
C s
s2 + 1RC s+
1
LC +
s
C (Lnets+Rnet)
−1
=
(Lnets+Rnet) s
LnetCs3 + (
Lnet
R +RnetC)s
2 + (LnetL +
Rnet
R + 1)s+
Rnet
L
. (5.69)
The design objective is to select R, L, C, σ, and ϕ for a given znet (s), such that
the load voltage and system frequency meets performance speciﬁcations. Further,
to guarantee synchronization, the system design should satisfy the synchronization
condition
∥∥F (zosc(jω), z−1net(jω)∥∥∞ σ < 1. The next chapter outlines a parameter
selection technique which guarantees the inverters oscillate at the desired frequency
and that in steady-state vload stays within ±5% of the rated voltage across the entire
load range (no-load to maximum rated load).
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Figure 5.11: Inverter output currents, voltages, and voltage synchronization error
in the case when
∥∥F (zosc(jω), z−1net(jω)∥∥∞ σ < 1.
In case studies I and II, a power system consisting of 100 parallel inverters which
are each rated for 10 kW was simulated. The RMS voltage and frequency ratings of
the system are 220V and 60Hz, respectively, and the maximum load power is 1MW.
The system parameters used in each case study are summarized in Table 5.1.
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5.4.1 Case Study I (Simulation)
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Figure 5.12: Evolution of state-variables during startup in the presence of a load.
Waveforms for 10 (out of 100 simulated) are shown for clarity.
Substituting the corresponding values in Table 5.1 into (5.69), it can be shown that∥∥F (zosc(jω), z−1net(jω)∥∥∞ σ = 0.77 < 1. Therefore, synchronization of the oscillator
system is guaranteed. At t = 0, all currents are zero and the oscillator capacitor
voltages are chosen to be uniformly distributed between ±10 V. Initially, the system
contains no load. After successful synchronization, the load is abruptly added at
t = 300 ms. As shown in Fig. 5.11, the voltage stays within ±5% of the rated value
during steady-state conditions.
A second simulation was prepared to demonstrate synchronization in the presence
of the load. In other words, the load is connected at t = 0 s. Given identical initial
conditions as used above, Fig. 5.12 shows the trajectories of the state-variables
(only 10 out of 100 waveforms are shown for clarity). The inductor current within
the oscillator RLC circuit is denoted as iL. As shown in Fig. 5.12, the state-variables
reach a stable limit-cycle.
5.4.2 Case Study II (Simulation)
All parameters, except Rnet, and initial conditions in case study I were re-used. The
value of Rnet was reduced such that
∥∥F (zosc(jω), z−1net(jω)∥∥∞ σ = 2.78 ≮ 1, and
synchronization is not guaranteed. At t = 0, the load is connected to the system.
As illustrated in Fig. 5.13, the inverters do not reach synchrony.
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Figure 5.13: Inverter output currents, voltages, and voltage synchronization error
when
∥∥F (zosc(jω), z−1net(jω)∥∥∞ σ > 1 and synchronization is not guaranteed.
5.5 Conclusion
In this chapter, it was proposed that inverters in a microgrid be controlled to act
as nonlinear oscillators. The resulting microgrid is modular and does not require
communication between inverters. A general theorem was developed which gives a
synchronization condition for N nonlinear oscillators coupled through an LTI elec-
trical network. It was shown that when this theorem is applied to N oscillators
connected in parallel across a load, the synchronization condition is independent of
N and the load parameters. Simulation results were used to substantiate the ana-
lytical framework and illustrate the merit of the proposed application. In the next
chapter, practical design and implementation techniques will be outlined in addition
to extensive experimental results.
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Chapter 6
VIRTUAL OSCILLATOR CONTROL OF
SINGLE-PHASE INVERTERS IN A MICROGRID
This chapter introduces a method for coordinating parallel inverters such that each
inverter is digitally controlled to mimic the nonlinear oscillator introduced in Section
5.3.1. This method will be called virtual oscillator control. A practical method is
outlined for the control design and implementation of a microgrid with N parallel
inverters controlled as deadzone oscillators. In the previous chapter, it was shown
that the system synchronization condition depends only on the oscillator parameters
and output ﬁlter impedance of a single inverter. Here, this result is applied by putting
forward a design procedure based on the parameters of one inverter. A method for
adding inverters into an energized microgrid is also introduced and experimental
results are presented.
6.1 Approach
Consider the system of parallel single-phase voltage source inverters in a microgrid,
as shown in Fig. 6.1(a). The objective is to control this system of inverters such
that
a. Communication between inverter controllers is unnecessary.
b. The load is shared equally between inverters.
c. All ac outputs synchronize and oscillate at desired frequency.
d. Inverter synchronization is guaranteed for any number of parallel inverters.
e. Load voltage is maintained within desired limits.
In this work, it is proposed that the inverters in Fig. 6.1(a) be controlled to mimic
the system of parallel deadzone oscillators in Fig. 6.1(b) such that the objectives,
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(a) (b)
control
control
Figure 6.1: The system of inverters in (a) will be controlled to emulate the system
of oscillators in (b).
as outlined above, are satisﬁed. Next, a practical method of controlling inverters by
digital means such that they act as deadzone oscillators is described.
6.1.1 Control Implementation
To control a single-phase inverter such that it mimics a deadzone oscillator, it is
proposed that the diﬀerential equations of the oscillator be programmed on the
digital controller of the inverter. Because the deadzone oscillator does not physically
exist, it is described as being virtual. A representative implementation of the
proposed control on a single-phase H-bridge inverter is given in Fig. 6.2. As depicted,
the measured output current of the inverter is scaled by κi and extracted from
the virtual oscillator. The oscillator voltage is then multiplied by κv and used to
generate a modulation signal, m. Lastly, the inverter switching signals are generated
by applying a PWM technique, i.e., sinetriangle PWM or some other established
technique.
With the proposed method, the inverter will emulate the dynamics of the nonlin-
ear oscillator such that the inverter output voltage, v, follows the scaled oscillator
voltage, κvvosc. Furthermore, the current extracted from the virtual oscillator is
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Figure 6.2: Single-phase voltage source inverter with virtual oscillator control.
equal to the scaled output current, κii. Later the scaling parameters, κv and κi, will
be used to aid the design process.
6.2 System Analysis
In this section, the dynamic system equations of an inverter system with the proposed
control implementation are derived. Eﬀort will be focused on the parallel topology
with a load connected at the common node. Because the analysis in this section
closely mirrors that of Section 5.2.1, several references to the previous chapter will
be made to avoid repetition. One key diﬀerence of the analysis presented here is that
there is a distinction between a virtual system of oscillators, which reside within the
digital controllers, and a system of inverters coupled through a physical electrical
network. After the system equations are derived, Theorem 1 of the previous chapter
will be used to attain a synchronization condition.
6.2.1 System Description
As outlined in Section 6.1.1, each inverter is digitally controlled to mimic the dynam-
ics of a deadzone oscillator. A system of N parallel connected inverters with virtual
oscillator control can be modeled using the diagram in Fig. 6.3. The system on
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Control #1
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Inverter #N
Figure 6.3: N parallel connected inverters and associated virtual oscillator
controllers coupled through a microgrid network.
the left represents the N virtual oscillators which reside within the microcontroller
associated for each inverter. The right-hand side of the diagram is a representation
of the N inverters and the microgrid network. The jth inverter is modeled as the
controlled voltage source vj , and v = [v1(s), . . . , vN (s)]
T is the vector of inverter
voltages.
Using Fig. 6.3, the inverter voltages and currents are related by
i(s) = Y (s)v(s), (6.1)
where i(s) = [i1(s), . . . , iN (s)]
T is the vector of inverter output currents and Y (s)
is the network admittance transfer matrix. As shown in the previous chapter, the
admittance matrix for the network in Fig. 6.3 can be written as
Y (s) =
1
znet(s)zeq(s)
(znet(s)IN + zload(s)Γ) . (6.2)
Recall that zeq(s) is deﬁned as
zeq(s) , znet(s) +Nzload(s), (6.3)
and the Laplacian, Γ, for this particular network is given by (5.53).
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From Fig. 6.3, it follows that the voltage of the jth virtual oscillator, voscj(s), can
be expressed as
voscj(s) = zosc(s) (isrcj(s)− ioscj(s)) , ∀j = 1, . . . , N, (6.4)
where ioscj(s) is the output current the j
th virtual oscillator. The output voltages
and currents of the jth oscillator and inverter are related by
voscj(s)κv = vj (s) , (6.5)
and
ioscj(s) = ij (s)κi, (6.6)
where κv, κi ∈ R are the voltage and current scaling gains, respectively, described in
Section 6.1.1. From (6.5) and (6.6), it is apparent that the inverter voltage equals
the scaled oscillator voltage and the oscillator output current is nothing more than
the scaled inverter output current. It will be useful to deﬁne
κ , κiκv (6.7)
Writing all N oscillator voltages in matrix form gives
vosc(s) = Zosc(s) (isrc(s)− iosc(s))
= Zosc(s) (isrc(s)− κii(s))
= Zosc(s)isrc(s)− κZosc (s)Y (s) vosc (s) . (6.8)
In the second line, (6.6) is substituted for iosc(s), and in the last line i(s) =
Y (s)v(s) = κvY (s)vosc(s) comes from the substitution of (6.5) into v(s). Solving
for vosc(s) in (6.8) yields
vosc(s) = (IN + κZosc (s)Y (s))
−1 Zosc (s) isrc (s)
= F (Zosc (s) , κY (s)) isrc (s) , (6.9)
where F (Zosc (s) , κY (s)) is the linear fractional transformation as deﬁned in (5.14).
Using (6.9), the system of coupled virtual oscillators can be represented compactly as
the block-diagram in Fig. (6.4) where the linear and nonlinear portions of the system
are clearly compartmentalized by F (Zosc (s) , κY (s)) and g(v) = [g(v1), . . . , g(vN )]T,
96
respectively. Note that this diagram is very similar to that of Fig. 5.3.
Figure 6.4: Block-diagram representation of coupled oscillator system. Linear and
nonlinear portions of the system are contained in F (Zosc (s) , κY (s)) and
g(v) = [g(v1), . . . , g(vN )]
T, respectively
6.2.2 Corresponding Diﬀerential System
The desire is to analyze global asymptotic synchronization in the network of virtual
oscillators described above. Synchronization can be described by the condition
lim
t→∞ voscj(t)− vosck(t) = 0 ∀j, k = 1, . . . , N. (6.10)
Because the inverter voltages equal the scaled oscillator voltages within the con-
trollers, it follows that virtual oscillator synchronization implies inverter voltage
synchronization. Applying the projector matrix to the vector of oscillator voltages
gives
v˜osc(t)
Tv˜osc(t) = (Πvosc(t))
T (Πvosc(t))
=
1
2N
N∑
j=1
N∑
k=1
(voscj(t)− vosck(t))2 . (6.11)
Recall that the projector matrix, Π, is deﬁned in (5.6). It is apparent that oscillator
voltage synchronization results when v˜osc(t) = Πvosc(t)→ 0 as t→∞.
Following along the same lines of the previous chapter, it can be shown that
v˜osc(s) = (IN + κZosc(s)Y (s))
−1 Zosc(s)˜isrc(s)
= F (Zosc(s), κY (s)) i˜src(s). (6.12)
The map g˜ : RN → RN captures the impact of g(v) in the corresponding diﬀerential
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Figure 6.5: Block-diagram representation of the corresponding diﬀerential system.
system and is deﬁned as follows:
g˜ : v˜osc → −i˜src. (6.13)
(6.12) and (6.13) form a complete description of the dynamics in the corresponding
diﬀerential system. Furthermore, these results permit the block-diagram represen-
tation in Fig. 6.5, where, as in Fig. 6.4, the linear and nonlinear subsystems are
compartmentalized using F (·, ·) and g˜, respectively.
6.2.3 Suﬃcient Condition for Global Asymptotic Synchronization
In this section, a suﬃcient synchronization condition for the parallel inverter system
in Fig. 6.3 is given.
Corollary 1. The network of N parallel inverters inverters in Fig. 6.3 synchro-
nizes in the sense of (6.10), if
max
ω∈R
∥∥∥∥ κ−1znet(jω)zosc(jω)κ−1znet(jω) + zosc(jω)
∥∥∥∥
2
σ < 1. (6.14)
The proof for Corollary 1 is included in the appendix. Notice that the synchroniza-
tion condition in (6.14) is nearly identical to the condition given in (5.68). The only
diﬀerence is that the impedance, znet, is scaled by κ
−1. As before, the synchroniza-
tion condition is independent of the number of inverters and the load parameters. A
method for control design will now be outlined.
6.3 Control Design
In this section, a set of guidelines for parameter selection is presented. In addition,
a technique which facilitates the addition of inverters in an energized system is
developed.
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6.3.1 Parameter Selection
Because the synchronization condition is independent of N and the load parameters,
the task of system design is reduced to that of one inverter and its associated control.
It will be assumed that the design of the inverter hardware is complete and that the
design task is exclusively focused on control. In particular, the analyst is provided
with an inverter which has a given ﬁlter impedance, znet, and power rating, Pmax.
Furthermore, a system frequency rating, ωo, is given. It will be assumed that the
peak load voltage is allowed to deviate between upper and lower limits, vmax and
vmin, respectively. From here forward, vpk denotes the peak value of vload in steady-
state conditions. The control design problem can be stated as given below.
Design Problem Statement. Select the virtual oscillator parameters R, L, C,
σ, ϕ, κv, and κi such that
1√
LC
= ωo
σ > 1R
vpk = vmax under no-load conditions
vpk = vmin under maximum rated load conditions, Pmax
 =
√
L
C
(
σ − 1R
)
is minimized
sup
ω∈R
∥∥∥ κ−1znet(jω)zosc(jω)κ−1znet(jω)+zosc(jω)∥∥∥2 σ < 1
(6.15)
Stated another way, the objectives are to ensure:
a. The inverters oscillate at ωo.
b. Voltage limits are respected such that vmin ≤ vpk ≤ vmax across the entire load
range (no-load to maximum rated load).
c. The distortion on the sinusoidal output is minimized.
d. The synchronization condition is satisﬁed.
Given the nonlinear nature of the system and lack of analytical tools for the proposed
deadzone oscillator, the iterative design process in Fig. 6.6 is proposed. In steps 3
and 4, the analyst must simulate the model in Fig. 6.7 until steady-state conditions
are reached. In step 2, the parameters R and C are selected such that the individual
inverter has a stable oscillation at the rated system frequency. The constraint σ > 1R
ensures that a stable oscillation exists (see Lienard's theorem in the previous chapter
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for justiﬁcation), and the relation ωo =
1√
LC
guarantees that the circuit oscillates
at the rated frequency, ωo. Steps 3 and 4, which require a time-domain simulation
of the model in Fig. 6.7, are motivated by the observation that the amplitude of
vload decreases as the real power consumed in the load increases. Consequently, the
maximum and minimum load voltages correspond to the no load and full-rated load
cases, respectively. It follows that once steps 3 and 4 are complete, then vmin ≤ vpk ≤
vmax will be satisﬁed across the entire rated load range. Lastly, if the synchronization
condition is satisﬁed, a system of N inverters with identical design parameters is
guaranteed to synchronize.
let
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run model with 
no load
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Check synchronization condition: 
Step 1 
Step 2 
Step 3 
Stop
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full load
calculate
calculate increase
decrease L and/or R
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Figure 6.6: Design process for computation of R, L, C, σ, ϕ, κv, and κi.
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R L C
Figure 6.7: Circuit model used in control parameter selection. Design parameters
are highlighted in red.
If the synchronization condition in step 5 fails, the analyst must return to step 2
and adjust the RLC parameters by decreasing L and/or R. This guideline is based
on the empirical observation that the values of L and R tend to have the largest
inﬂuence on the value of max
ω∈R
∥∥∥ κ−1znet(jω)zosc(jω)κ−1znet(jω)+zosc(jω)∥∥∥2. Future work will be focused on
analyzing the dependence of the linear fractional transformation norm on the control
parameters so that a more precise design procedure can be attained. Optimization
techniques will also be explored. An illustrative example will be given to illustrate
the dependence of the synchronization condition on the oscillator parameters.
6.3.2 Inverter Addition and Pre-Synchronization
This section addresses the challenge of adding inverters to an energized system. As
previously shown, the condition for global asymptotic synchronization is indepen-
dent of N and the load parameters. This implies that as the number of inverters
changes, the system is guaranteed to synchronize. In other words, so long as the
synchronization condition is satisﬁed, inverters can be added and removed as needed
and the system is guaranteed to synchronize in the steady-state. Despite this favor-
able property, it is possible that system transients can be undesirably large when
inverters are added. In order to facilitate the seamless addition of inverter units and
avoid hardware damage due to large transients, the concept of pre-synchronization
is introduced.
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Figure 6.8: Inverter controller augmented with a pre-synchronization circuit. The
corresponding inverter is added to an energized microgrid at t = to.
Assume that for t < to, there are N inverters operating in a microgrid with a
load. At t = to, the desire is to add an additional inverter (or multiple inverters)
to the system. Assume that the additional inverter is capable of measuring the
common node voltage, vload, prior to being added. As shown in Fig. 6.8, for t < to
the virtual oscillator of the inverter to be added will be augmented with a pre-
synchronization circuit which consists of: i) a scaled ﬁlter impedance, κ−1znet, ii)
a virtual load, zvirt, and iii) a voltage source which follows vload and is interfaced
through a series resistor, Rlink. Before the additional inverter is connected to the
system, it is assumed that the N operational inverters are synchronized and in
steady-state. The purpose of the pre-synchronization circuit is to bring the state-
variables of the additional inverter controller as close as possible to synchronization
with the operational inverter controllers before being added to the system.
It is proposed that the pre-synchronization control in Fig. 6.8 be allowed to reach
steady-state before the inverter is added to the system at t = to. The design of
the pre-synchronization circuit was based on some key observations. During steady-
state conditions: i) if the virtual load is chosen such that zvirt ≈ κ−1Nzload, then
the virtual oscillator state variables in the additional unit closely match that of the
operational inverter controllers, and ii) vvirt ≈ κ−1v vload, where vvirt is the voltage
across the virtual load and vload is load voltage in the energized system. During
these conditions, inverters can be added with minimal system transients. When
the inverter is added at t = to, the pre-synchronization circuit is removed and the
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original virtual oscillator control remains.
6.4 Experimental Results
In this section, a hardware validation of the proposed control technique is demon-
strated. Furthermore, the synchronization condition is applied to a practical system.
In each experiment, a system with the topology illustrated in Fig. 6.9 is considered.
The three single-phase H-bridge inverters and accompanying control, as shown in
Fig. 6.10, are conﬁgured to deliver power to a load. Each inverter is interfaced
to a common node through identical branch impedances, znet (s) = sLf + Rf . The
ﬁlter inductance is denoted as Lf and the combined resistance of the inductor wind-
ings, connectors, and conductors is lumped into Rf . Each inverter is rated to deliver
approximately 50W and has a 100V dc source at the input. The controllers were im-
plemented on a Texas Instruments TMS320F28335 microcontroller and each inverter
utilized an independent control loop.
control
control
control
100 V
100 V
100 V
Figure 6.9: Diagram of experimental system.
For the system structure in Fig. 6.9, the linear fractional transformation is given
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Figure 6.10: Hardware setup of three parallel inverters with control.
Table 6.1: Control and hardware parameters used in experiments
System parameters
ωo = 2pi60
rad
s σ = 1 S
vrated = 60
√
2 V R = 10 Ω
vmax = 1.05vrated L = 500µH
vmin = 0.95vrated C =
1
Lω2o
≈ 14.07 mF
κv = 60
√
2 ϕ = 0.4695 V
κi = 0.1125  = 0.170
zvirt = 2κ
−157.5 Ω Rf = 1 Ω
Rlink = κ
−1100 Ω Lf = 6 mH
by
F (zosc(s), κz−1net(s)) = κ−1znet(jω)zosc(jω)κ−1znet(jω) + zosc(jω)
=
1
C s
s2 + 1RC s+
1
LC +
s
Cκ (Lfs+Rf)
−1
=
(Lnets+Rnet) s
LnetCs3 + (
Lnet
R +RnetC)s
2 + (LnetL +
Rnet
R + κ)s+
Rnet
L
. (6.16)
In each experimental case study, the peak voltage and frequency ratings of the system
are 60
√
2 V and 60Hz, respectively. Using the design procedure in Section 6.3.1,
the parameters in Table 6.1 were selected such that the load voltage stayed within
±5% of the rated value across the load range (no-load to maximum rated load).
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Substituting the corresponding values in Table 6.1 into (6.16), it can be shown that∥∥F (zosc(jω), κz−1net(jω)∥∥∞ σ = 0.93 < 1. Therefore, synchronization of the inverter
system is guaranteed. In the forthcoming experiments, the inverter system will be
connected to a variety of loads. Although the synchronization condition has been
proven for systems with passive linear loads, stable operation with nonlinear and
mechanical loads will also be demonstrated. System startup and load transients
will be considered in addition to inverter removal and addition dynamics. In each
oscilloscope screenshot, the top three waveforms will correspond to the measured
inverter currents and the bottom waveform is the load voltage.
6.4.1 Resistive load
Startup
To mimic non-ideal startup conditions, the virtual oscillator voltages were initialized
such that κvvosc (0) = v (0) = [5 V, 4 V, 3 V]
T for each of the respective inverter
controllers. Figure 6.11 shows the system currents and load voltages during start-up
in the presence of a 50 Ω load.
Figure 6.11: Measured inverter output currents and load voltage during system
startup with a resistive load.
Load Transients
In this experiment, Rload undergoes step changes between 500 Ω and 71.4 Ω. As
shown in Figs. 6.12(a) and 6.12(b), the inverters increase and decrease their output
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currents almost instantaneously as the load power changes. Furthermore, the load
voltage amplitude remains nearly constant during transients.
(a) (b)
Figure 6.12: Resistive load transients. Inverter output currents and load voltage
during load step-up (a) and load step-down(b).
Inverter Removal and Addition
Now, consider the case when the number of inverters in the microgrid undergoes
a change. System dynamics during inverter removal and addition are shown in
Figs. 6.13(a) and 6.13(b), respectively. In both transients, Rload = 66 Ω. During
inverter removal, the remaining units quickly compensate by increasing their output
currents. The pre-synchronization technique, with parameters as summarized in
Table 6.1, was implemented before adding inverter #3 back into the system. As
demonstrated in Fig. 6.13(b), system transients are relatively small during unit
addition. Furthermore, the load voltage waveform is largely unaﬀected during both
inverter removal and addition transients.
6.4.2 RLC load
Startup
In this section, the RLC load in Fig. 6.14(a) was used. Here, system start-up is
demonstrated when the switch in the RLC load is closed. As before, the virtual oscil-
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(a) (b)
Figure 6.13: Inverter output currents and load voltage when an inverter is removed
(a) and added (b) in the presence of a resistive load.
(a) (b)
Figure 6.14: (a) Linear RLC load, and (b) nonlinear diode bridge rectiﬁer load
used in experiments.
lators associated with each inverter were initialized such that v (0) = [5 V, 4 V, 3 V]T.
System dynamics in Fig. 6.15 show successful synchronization.
Load Transients
Now, consider transients in the RLC load where the switch in Fig. 6.14(a) is opened
and closed. The system dynamics in Figs. 6.16(a) and 6.16(b) correspond to the
opening and closing of the switch which interfaces the RL branch of the load, re-
spectively.
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Figure 6.15: Measured inverter output currents and load voltage during system
startup with an RLC load.
(a) (b)
Figure 6.16: RLC load transient. Inverter output currents and load voltage when
RL load branch is added (a) and removed (b).
6.4.3 Nonlinear Diode Rectiﬁer Load
In this section, the system is conﬁgured to deliver power to the nonlinear load in
Fig. 6.14(b). Although the synchronization condition has not yet been proven to
be valid in the presence a nonlinear load, experimental evidence is presented which
shows that the proposed control is compatible with such loads.
Startup
The inverter controllers were initialized with non-uniform initial conditions as in the
previous two experiments. As demonstrated in Fig. 6.17, the system of inverters
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successfully synchronizes and delivers power to the load.
Figure 6.17: Measured inverter output currents and load voltage in the presence of
a diode bridge rectiﬁer load.
Inverter Removal and Addition
In this experiment, the number of parallel inverters connected to the nonlinear load
will undergo changes. As illustrated in Fig. 6.18(a), the remaining inverters maintain
synchronization and deliver power to the load when one inverter is removed. The
pre-synchronization circuit parameters in Table 6.1 have been used such that zvirt =
2κ−157.5 Ω and Rlink = κ−1100 Ω. The inverter addition transient in Fig. 6.18(b) is
relatively small. It is worth noting that seamless unit addition results despite the fact
that the actual load is nonlinear and the pre-synchronization virtual load is purely
resistive. This implies that performance during unit addition is not particularly
sensitive to the accuracy of the following approximation: choose zvirt ≈ κ−1Nzload.
6.4.4 Single-Phase Induction Machine Load
In the following experiments, the inverter system is delivering power to a pair of
parallel-connected single-phase fans. Each mechanical load is rated for 120V ac
operation and the power ratings of each fan were 80W and 260W. Because an
induction machine contains a back electromotive force voltage, the fan is not a passive
LTI load. Consequently, the synchronization condition does not apply. However, it
will be shown that the proposed inverter control still retains the desired performance.
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(a) (b)
Figure 6.18: Inverter output currents and load voltage when connected to a diode
bridge rectiﬁer load and an inverter is removed (a) and added (b).
Startup
Figure 6.19: Measured inverter output currents and load voltage in the presence of
a two parallel fan loads.
Reusing previously stated initial conditions, the startup performance of the in-
verter system can be seen in Fig. 6.19. Results indicate that the inverters successfully
synchronize and deliver power to the mechanical load.
Load Transients
In this experiment, the power consumed by the mechanical load is abruptly increased
and decreased. Figures 6.20(a) and 6.20(b) illustrate system dynamics during a step-
up and step-down in load power, respectively.
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(a) (b)
Figure 6.20: Mechanical load transients. Inverter output currents and load voltage
during load step-up (a) and load step-down(b).
35W load
Figure 6.21: Single-phase constant power load.
6.4.5 Simulation of a Constant Power Load
In this section, a simulation is conducted of a system of inverters which are conﬁgured
to deliver power to a constant power load. An average value simulation of the
inverter system of the previous section is utilized. All control parameters and initial
conditions are reused for consistency. As shown in Fig. 6.21, the load consists of a
diode bridge rectiﬁer and a 35W constant power load on the dc side. The system of
three inverters was allowed to synchronize and then the load was abruptly activated
at at approximately 0.16 s. As illustrated in Fig. 6.22, the system of inverters
successfully delivers power to the load and maintains synchronization. The dc load
power is denoted as pcpl in in Fig. 6.22.
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Figure 6.22: Simulated inverter currents, load voltage, and power consumed by the
dc load.
6.5 Conclusion
In this chapter, a practical method for the implementation of virtual oscillator con-
trol was developed. After giving the synchronization condition for a hardware system
of parallel inverters, a design procedure was outlined. Furthermore, a method for
seamlessly adding inverters into an energized microgrid was developed. Experimental
results were used to demonstrate the merit of the proposed techniques. In partic-
ular, results demonstrated rapid system response to transients and synchronization
despite non-ideal initial conditions. Seamless addition of inverters into the energized
system was achieved with the proposed pre-synchronization method. Although the
synchronization condition has been proven valid for linear loads only, hardware re-
sults indicate that the proposed control performs as desired with a variety of load
types. Future work will be focused on developing control for systems of inverters
with non-identical power ratings.
112
Chapter 7
CONCLUDING REMARKS AND FUTURE WORK
This dissertation presented methods for control, design, and analysis of distributed
inverter systems in both grid-connected and microgrid applications. The central
theme of this dissertation was the development of appropriate inverter coordination
methods such that desired objectives are met. In particular, methods which departed
from the conventional single-converter design approach were proposed such that
inverter systems were considered as an integrated whole.
Several challenges arise when large numbers of power electronic devices are inte-
grated into power systems. In particular, the amount of distortion present on the ac
grid tends to increase due to the presence of switching harmonics. To address this
challenge, it was proposed that the switch transitions of multiple inverters be stag-
gered. This method was ﬁrst applied to a multilevel inverter composed of cascaded
H-bridge inverters which interfaced a set of distributed PV sources to an ac load.
The switch interleaving method enabled the use of a very low switching frequency
and a reduced ﬁlter inductance while maintaining a low-distortion ac output. A con-
trol system was developed which managed non-uniform conditions among the PV
inputs.
Subsequently, switch interleaving was used to coordinate a system of parallel in-
verters. A closed-form expression for the ripple generated by a system of parallel
converters was derived. The result was presented with a level of generality such that
it could be applied to both dc-dc and inverter systems. Experimental results were
used to validate the analytical results. Furthermore, a simple three-phase microin-
verter design for PV was proposed which utilized the beneﬁts of interleaving.
Lastly, a method for coordinating a system of parallel inverters in a microgrid
without communication was analyzed and developed. It was proposed that parallel
inverters in a microgrid be controlled to act a nonlinear oscillators. The result-
ing microgrid is modular and does not require communication between inverters.
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A theorem was developed which gives a synchronization condition for N nonlinear
oscillators coupled through a symmetric LTI network. It was shown that the syn-
chronization condition is independent of N and the load parameters. In addition,
a practical method for hardware implementation was given along with a set of de-
sign guidelines. Simulation and experimental results were used to substantiate the
analytical framework and illustrate the merit of the proposed application.
7.1 Future Work
Several areas within this work can be improved or extended with further investi-
gation. For instance, virtual oscillator control has only been analyzed and demon-
strated for islanded microgrids. Further eﬀort is needed to extend this inverter
control technique towards grid-connected applications. Within this context, there
exists a body of literature within the systems biology community which examines
the behavior of oscillators connected to a stiﬀ voltage source. It is likely that insights
in driven oscillator systems could be used to extend the proposed control to grid-
connected systems. If this succeeds, a complete microgrid control method would
be attained which allows the system to work in both grid-connected and islanded
modes.
In the chapters focused on switch interleaving, it was assumed that the carrier
waveforms were appropriately phase shifted to begin with or that a centralized con-
troller was used. However, in a distributed implementation, it would be necessary
to have a communication link(s) or an alternative control technique which yields
interleaved carrier waveforms. An interesting approach would be to apply theory
of coupled oscillator systems in the development of an automated self-interleaving
method. For instance, each parallel inverter could use information attained from
its terminal measurements to adjust its carrier phase shift. In such a system, the
distortion measured at the output would serve as the coupling mechanism between
the PWM carrier generators. Such an approach would eliminate the need for a
communication network and would be novel within the power electronics area.
Alternatively, a more conventional communication system could be used to manage
carrier interleaving for both the series and parallel inverter systems. Instead of
designing a dedicated system which maintains proper interleaving, it may be possible
to use an existing communication network in an inverter installation. Given that
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microinverters on the market today typically include a communication system for
monitoring and diagnostics, this method is especially attractive.
With regard to the multilevel inverter system, a dedicated investigation into elec-
tromagnetic emissions is needed. In a typical PV installation, the frame of each
module is connected to ground. Given that there is a parasitic capacitance between
each PV cell and the grounded module frame, it is possible for current to be in-
jected into the ground node during switching transients. This type of noise injection
must be suﬃciently reduced in any PV installation to ensure compliance with IEEE
standards. This is of particular concern in a non-isolated multilevel system because
each group of PV cells will be subjected to rapid changes in voltage with respect
to ground. To overcome this potential challenge, the extent of noise injection will
need to be characterized and noise mitigation techniques may need to be used. A
similar investigation will also be needed to assess electromagnetic radiation at higher
frequency ranges.
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Appendix A
DERIVATION, PROOF, AND PROTOTYPES
A.1 Derivation of Results in Section 4.3
In this section, a closed-form expression is given for the superposition of N inter-
leaved triangular waveforms. The result can be used to apply ripple cancellation in
systems of interleaved and parallel-connected power converters.
Triangular Waveform with Zero Phase-Shift
We will begin by analyzing the triangular waveform in Fig. 2.1 which is described
by the function ftri (t− φ, d, T ), where φ is the phase-shift and T is the period. The
symmetry of the waveform will be quantiﬁed using d.
The Fourier series of a generic time-domain waveform can be represented in several
forms. Most commonly, the Fourier series of a function, f(t), with period T is
represented as
f(t) = a0 +
∞∑
n=1
[
an cos
(
n
2pi
T
t
)
+ bn sin
(
n
2pi
T
t
)]
(A.1)
where a0 is the average value of f (t) over one period. Furthermore, the an and bn
coeﬃcients can be expressed as
an =
2
T
ˆ +T
2
−T
2
f (t) cos
(
n
2pi
T
t
)
dt (A.2)
bn =
2
T
ˆ +T
2
−T
2
f (t) sin
(
n
2pi
T
t
)
dt. (A.3)
For a triangular waveform with zero phase shift, an = 0 ∀n because ftri (t, d, T ) is
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an odd function with a zero average value. The series reduces to
ftri (t, d, T ) =
∞∑
n=1
bn sin
(
n
2pi
T
t
)
. (A.4)
ftri (t, d, T ) can be represented as a piecewise function over the time interval t ∈ [0, T ].
ftri (t, d, T ) =

2
dT t for 0 ≤ t ≤ dT2
1− 2(1−d)T
(
t− dT2
)
for dT2 ≤ t ≤ T
(
1− d2
)
2
dT (t− T ) for T
(
1− d2
) ≤ t ≤ T
(A.5)
Using (A.5) in (A.3), the bn coeﬃcients in (A.4) can be expressed as
bn =
2
T
´
2
dT sin
(
n2piT t
)
dt+ 2T
´ T(1− d2 )
dT
2
(
1− 2(1−d)T
(
t− dT2
))
sin
(
n2piT t
)
dt
= 4T
[´ + dT
2
− dT
2
2
dT t sin
(
n2piT t
)
dt+
´ T
2
dT
2
(
1− 2(1−d)T
(
t− dT2
))
sin
(
n2piT t
)
dt
] .
(A.6)
Evaluating and simplifying yields
bn =
−2 (−1)n
n2pi2d (1− d) sin (npid) . (A.7)
Substituting (A.7) into (A.4), the Fourier series of ftri (t, d, T ) can be expressed as
ftri (t, d, T ) =
∞∑
n=1
−2 (−1)n sin (npid)
n2pi2d (1− d) sin
(
n
2pi
T
t
)
. (A.8)
Next, the Fourier series of a triangular waveform with a non-zero phase-shift is
formulated.
Triangular Waveform with Non-Zero Phase Shift
If (A.1) is used to analyze ftri (t− φ, d, T ), it will be necessary to recalculate the
an and bn coeﬃcients as φ is varied. For the case where an arbitrary phase-shift
is introduced, it was found that the following form of the Fourier series was most
convenient:
f (t) = c0 +
∞∑
n=1
cn sin
(
n
2pi
T
t− θn
)
. (A.9)
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In (A.9), cn =
√
a2n + b
2
n for n > 0 and c0 is the average value of f(t) over one cycle.
Since the duty ratio and period of ftri (t− φ, d, T ) and ftri (t, d, T ) are identical, it is
only necessary to consider a time-shift. The θn terms in (A.9) account for the time
shift by setting letting θn = n
2pi
T φ. Because the average value of ftri equals zero,
c0 = 0 and the series for ftri (t− φ, d, T ) reduces to
ftri (t− φ, d, T ) =
∞∑
n=1
cn sin
(
n
2pi
T
(t− φ)
)
. (A.10)
Recalling that an = 0 for ftri (t, d, T ), it can be concluded that cn = bn so that
ftri (t− φ, d, T ) =
∞∑
n=1
−2 (−1)n sin (npid)
n2pi2d (1− d) sin
(
n
2pi
T
(t− φ)
)
. (A.11)
From here forward, a triangular function with symmetry d, phase-shift φ, and period
T will be represented with (A.11). Furthermore cnwill be deﬁned as
cn :=
−2 (−1)n
n2pi2d (1− d) sin (npid) . (A.12)
It should be noted that cn = 0 when n is an integer multiple of
1
d .
Superposition of N Interleaved Triangular Waveforms
In a system with ideal interleaving, it will be assumed that each waveform has
an identical symmetry parameter and period. The kth waveform will be denoted
as ftrik
(
t− k TN , d, T
)
. As indicated in (A.13) below, it will be assumed that the
superposition of N interleaved triangular waveforms can be expressed as the product
of a net amplitude and a net triangular component which are denoted as A and
ftri (t− φ′, d′, T ′), respectively.
N∑
k=1
ftrik
(
t− k T
N
, d, T
)
= Aftri
(
t− φ′, d′, T ′) . (A.13)
In (A.13), φ′, d′, and T ′ are the eﬀective phase-shift, symmetry, and period of the net
triangular component. The remainder of this section will be devoted to analyzing
the harmonics of
∑N
k=1 ftrik
(
t− k TN , d, T
)
and deriving closed-form expressions for
A and ftri (t− φ′, d′, T ′).
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Using (A.11) in (A.13), the superposition of N interleaved waveforms can be ex-
pressed as
N∑
k=1
ftrik
(
t− k T
N
, d, T
)
=
∞∑
n=1
−2 (−1)n sin (npid)
n2pi2d (1− d) sin
(
n
2pi
T
(
t− 1 T
N
))
(A.14)
+
∞∑
n=1
−2 (−1)n sin (npid)
n2pi2d (1− d) sin
(
n
2pi
T
(
t− 2 T
N
))
...
+
∞∑
n=1
−2 (−1)n sin (npid)
n2pi2d (1− d) sin
(
n
2pi
T
(
t−N T
N
))
(A.15)
Factoring out cn and collecting terms gives
N∑
k=1
ftrik
(
t− k T
N
, d, T
)
=
∞∑
n=1
cn
N∑
k=1
sin
(
n
2pi
T
(
t− k T
N
))
. (A.16)
It can be shown that
N∑
k=1
sin
(
n
2pi
T
(
t− k T
N
))
=
N sin
(
n2piT t
)
for n = N, 2N, 3N . . .
0 otherwise
. (A.17)
This follows from the fact that when N sinusoids are uniformly phase-shifted across
2pi, they sum to zero. Harmonic analysis will be facilitated if (A.16) is rewritten as
N∑
k=1
ftrik
(
t− k T
N
, d, T
)
=
∞∑
n=1
hn sin
(
n
2pi
T
t
)
, (A.18)
where hn is amplitude of the n
th harmonic of the net waveform. Using the property
summarized in (A.17) and recalling that cn = 0 when n =
1
d , 2
1
d , 3
1
d . . ., the n
th
harmonic can be expressed as
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hn =
Ncn for n = N, 2N, 3N . . . and n 6= 1d , 21d , 31d . . .0 otherwise
=
N
−2(−1)n sin(npid)
n2pi2d(1−d) for n = N, 2N, 3N . . . and n 6= 1d , 21d , 31d . . .
0 otherwise
(A.19)
Using (A.19) in (A.18), the net waveform can be expressed as a series. This result
analytically conﬁrms that all harmonics are canceled except those that are integer
multiples of N and not an integer multiple of 1/d. Furthermore, if Nd is an integer,
all harmonics are canceled (i.e. hn = 0 ∀n) and the net waveform is zero.
A.1.1 Derivation of Net Amplitude A
Building on the results of the harmonic analysis, A will now be derived. It is well
known that the peak amplitude of a triangular waveform can be expressed as
A =
√
3Arms, (A.20)
where Arms is the root mean square (RMS) of the triangular waveform. The RMS
value of any waveform can be expressed in terms of the harmonics:
Arms =
√√√√h20 + 32
∞∑
n=1
h2n. (A.21)
Since the dc-component of the triangular waveform is zero, h0 = 0 and (A.20) can
be written as
A =
√√√√3
2
∞∑
n=1
h2n. (A.22)
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Substituting (A.19) into (A.22) yields
A =
√√√√3
2
∞∑
n=N, 2N, 3N...
(
N
−2 (−1)n sin (npid)
n2pi2d (1− d)
)2
=
√
3
2
2N
pi2d (1− d)
√√√√ ∞∑
n=1
sin2 (Nnpid)
(Nn)4
=
√
6
Npi2d (1− d)
√√√√ ∞∑
n=1
sin2 (Nnpid)
n4
=
√
6
Npi2d (1− d)
√√√√ ∞∑
n=1
1
2
1− cos (2Nnpid)
n4
, (A.23)
where in the second and third lines we factor and multiply all constants, and in the
last line the identity sin2 (x) = 12 (1− cos (x)) was used.
It will be useful to employ the modulo operation, denoted as mod (x, b), which
gives the remainder after the number x is divided by b. It follows that b acts as
an upper limit such that the result of the modulo operation wraps to zero when
x equals or exceeds any multiple of b. In particular, mod (x, 2pi) always yields a
number between zero and 2pi. Using
∞∑
n=1
cos (nx)
n4
= pi
4
90 − pi
2
12x
2 + pi12x
3 − 148x4, 0 ≤ x ≤ 2pi , (A.24)
and ∞∑
n=1
1
n4
=
pi4
90
, (A.25)
which were attained from [111], the summation in (A.23) can be rewritten as
∞∑
n=1
1
2
1− cos (2Nnpid)
n4
=
1
2
(
pi2mod2(2piNd,2pi)
12 − pimod
3(2piNd,2pi)
12 +
mod4(2piNd,2pi)
48
)
. (A.26)
where in the second line, the modulo function was utilized to ensure that the in-
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equality in (A.24) was upheld. It is straightforward to show
mod (a, 2pi) = 2pimod
( a
2pi
, 1
)
=⇒ modm (a, 2pi) = (2pi)mmodm
( a
2pi
, 1
)
. (A.27)
It then follows that
∞∑
n=1
1
2
1− cos (2Nnpid)
n4
=
1
2
(
pi2 (2pi)2mod2 (Nd, 1)
12
− pi (2pi)
3mod3 (Nd, 1)
12
+
(2pi)4mod4 (Nd, 1)
48
)
=
pi4
6
(
mod2 (Nd, 1)− 2mod3 (Nd, 1) + mod4 (Nd, 1))
=
pi4
6
mod2 (Nd, 1)
(
1− 2mod (Nd, 1) + mod2 (Nd, 1))
=
pi4
6
mod2 (Nd, 1) (1−mod (Nd, 1))2 (A.28)
Substituting (A.28) into (A.23) gives the following result for A:
A =
√
6
Npi2d (1− d)
√
pi4
6
mod2 (Nd, 1) (1−mod (Nd, 1))2
=
mod (Nd, 1) (1−mod (Nd, 1))
Nd (1− d) . (A.29)
Now that a closed-form expression for A is attained, the net triangular component
will now be derived.
Derivation of Net Triangular Component ftri (t− φ′, d′, T ′)
Using (A.11), we can write the Fourier series of a net triangular waveform as
ftri
(
t− φ′, d′, T ′) = ∞∑
n=1
−2 (−1)n sin (npid′)
n2pi2d′ (1− d′) sin
(
n
2pi
T ′
(
t− φ′)) . (A.30)
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Rearranging (A.13), and solving for the net triangular component gives
ftri
(
t− φ′, d′, T ′) = ∑Nk=1 ftrik (t− k TN , d, T )
A
. (A.31)
In order to determine the precise values of φ′, d′, and T ′, the right-hand side of
(A.31) will be rewritten in the form shown in (A.30).
First, the series in the numerator of (A.31) will be rewritten. Substituting (A.19)
into (A.18),
∑N
k=1 ftrik
(
t− k TN , d, T
)
becomes
N∑
k=1
ftrik
(
t− k T
N
, d, T
)
=
∞∑
n=N, 2N, 3N...
Ncn sin
(
n
2pi
T
t
)
(A.32)
=
∞∑
n=N, 2N, 3N...
N
−2 (−1)n sin (npid)
n2pi2d (1− d) sin
(
n
2pi
T
t
)
=
∞∑
n=1
N
−2 (−1)n sin (Nnpid)
(Nn)2 pi2d (1− d) sin
(
Nn
2pi
T
t
)
=
∞∑
n=1
1
N
−2 (−1)n sin (Nnpid)
n2pi2d (1− d) sin
(
Nn
2pi
T
t
)
(A.33)
Dividing this result by A gives∑N
k=1 ftri(k)
(
t− k TN , d, T
)
A
=
Nd (1− d)
mod (Nd, 1) (1−mod (Nd, 1))
∞∑
n=1
1
N
−2 (−1)n sin (Nnpid)
n2pi2d (1− d) sin
(
Nn
2pi
T
t
)
=
∞∑
n=1
−2 (−1)n sin (Nnpid)
n2pi2mod (Nd, 1) (1−mod (Nd, 1)) sin
(
Nn
2pi
T
t
)
. (A.34)
Now, the sin (Nnpid) factor in the numerator will be rewritten to obtain the desired
form in (A.30). Since the sin function is periodic over 2pi, this implies
sin (Nnpid) = sin (mod (Nnpid, 2pi))
= sin (npimod (Nd, 2))
= ηn sin (npimod (Nd, 1)) , (A.35)
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where
η =
+1 for mod (Nd, 2) ≤ 1−1 for mod (Nd, 2) > 1 . (A.36)
Inserting (A.35) into (A.34) yields∑N
k=1 ftrik
(
t− k TN , d, T
)
A
=
∞∑
n=1
−2 (−1)n sin (npimod (Nd, 1))
n2pi2mod (Nd, 1) (1−mod (Nd, 1))η
n sin
(
Nn
2pi
T
t
)
. (A.37)
Noting that ηn equals ±1 and that sin (x− npi) = (−1)n sin (x), it is evident that
ηn sin (x) can be expressed alternatively as
ηn sin (x) = sin
(
x− n
(
1− η
2
)
pi
)
, (A.38)
where
1− η
2
=
0 for mod (Nd, 2) ≤ 11 for mod (Nd, 2) > 1 . (A.39)
Applying this property to (A.37):∑N
k=1 ftrik
(
t− k TN , d, T
)
A
=
∞∑
n=1
−2 (−1)n sin (npimod (Nd, 1))
n2pi2mod (Nd, 1) (1−mod (Nd, 1)) sin
(
Nn
2pi
T
t− n
(
1− η
2
)
pi
)
=
∞∑
n=1
−2 (−1)n sin (npimod (Nd, 1))
n2pi2mod (Nd, 1) (1−mod (Nd, 1)) sin
(
Nn
2pi
T
(
t−
(
1− η
2
)
T
2N
))
=
∞∑
n=1
−2 (−1)n sin (npimod (Nd, 1))
n2pi2mod (Nd, 1) (1−mod (Nd, 1)) sin
(
n
2pi
T/N
(
t− qφ T
2N
))
= ftri
(
t− qφ T
2N
,mod (Nd, 1) ,
T
N
)
(A.40)
where
qφ =
(
1− η
2
)
=
0 for mod (Nd, 2) ≤ 11 for mod (Nd, 2) > 1 . (A.41)
Comparing (A.30), (A.31), and (A.40), it can be concluded that the desired form
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was attained and that
ftri
(
t− φ′, d′, T ′) = ftri(t− qφ T
2N
,mod (Nd, 1) ,
T
N
)
. (A.42)
Therefore, the eﬀective phase-shift, duty ratio, and period of the net triangular
waveform are: 
φ′ = qφ T2N
d′ = mod (Nd, 1)
T ′ = TN
. (A.43)
This conﬁrms the well-known observation that the frequency of the net waveform is
equal to N times the frequency of the constituent interleaved waveforms.
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A.2 Proof for Corollary 1
Consider the block-diagram of the diﬀerential system in Fig. 5.4. Denote the dif-
ferential L2 gain of the linear fractional transformation by γ˜ (F (Zosc(s), κY (s))) so
that
‖v˜‖L2 ≤ γ˜ (F (Zosc(s), κY (s)))
∥∥∥˜isrc∥∥∥L2 + η, (A.44)
for some non-negative η. Applying the result (5.21) in Lemma 1 gives∥∥∥˜isrc∥∥∥L2 ≤ σ ‖v˜‖L2 . (A.45)
Combining (A.44) and (A.45), leads to
‖v˜‖L2 ≤ γ˜ (F (Zosc(s), κY (s)))σ ‖v˜‖L2 + η. (A.46)
Let us assume that
γ˜ (F (Zosc(s), κY (s))) · σ < 1. (A.47)
Isolating ‖v˜‖L2 ,
‖v˜‖L2 ≤
η
1− γ˜ (F (Zosc(s), κY (s)))σ , (A.48)
which implies that v˜ ∈ L2. It follows from Barbalat's lemma [103105,107] that
lim
t→∞ v˜(t) = 0 =⇒ limt→∞ vj(t)− vk(t) = 0 ∀j, k = 1, . . . , N. (A.49)
That is, if the system of oscillators satisﬁes the condition in (A.47), we can guarantee
global asymptotic synchronization.
We will now derive the result in (5.29) by showing the diﬀerential L2 gain of
F (Zosc(s), κY (s)) is equal to ‖F (ζ(s), κβ (s)λ2)‖∞. From the deﬁnition of the
linear fractional transformation in (5.14), and the general form of the admittance
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matrix in (5.10), note that
F (Zosc(s), κY (s)) = (IN + κZosc(s)Y (s))−1 Zosc(s)
= (IN + κZosc(s) (α(s)IN + β(s)Γ))
−1 Zosc(s)
= ((1 + κα(s)zosc(s)) IN + κzosc(s)β(s)Γ)
−1 Zosc(s)
=
(
IN +
zosc(s)
1 + κα(s)zosc(s)
κβ(s)Γ
)−1 zosc(s)IN
1 + κα(s)zosc(s)
= F (ζ(s)IN , κβ(s)Γ) . (A.50)
Because F (ζ(s)IN , κβ(s)Γ) is a linear system, it follows that γ˜ (F (Zosc(s), κY (s)))
equals ‖F (ζ(s)IN , κβ(s)Γ)‖∞. Now, by deﬁnition of the H-inﬁnity norm, it follows
that
‖F (ζ(s)IN , κβ(s)Γ)‖∞
= sup
ω∈R
∥∥∥(IN + ζ(jω)κβ(jω)Γ)−1 ζ(jω)˜isrc (jω)∥∥∥
2∥∥∥˜isrc(jω)∥∥∥
2
= sup
ω∈R
∥∥∥Q (IN + ζ(jω)κβ(jω)Λ)−1 ζ(jω)QTi˜src(jω)∥∥∥
2∥∥∥QTi˜src(jω)∥∥∥
2
, (A.51)
where we have diagonalized Γ = QΛQT in the second line above. We two key
observations will be made to simplify (A.51):
i) The ﬁrst column ofQ is given by q1 =
1√
N
1. Furthermore, 1TΠ = 1T
(
IN − 1N 11T
)
=
1T − 1N
(
1T1
)
1T = 0T. Therefore, the vector QTi˜src(s) = Q
TΠisrc(s) is given by
QTi˜src(s) = Q
TΠisrc(s) = [0, D(s)]
T , (A.52)
where D(s) ∈ CN−1×1 is comprised of the non-zero elements of QTΠisrc(s).
ii) Denote the diagonal matrix with diagonal entries comprised of the non-zero
eigenvalues of Γ by ΛN−1, i.e., ΛN−1 = diag{λ2, . . . , λN} ∈ RN−1×N−1.
Using the two observations highlighted above, (A.51) can now be simpliﬁed as
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follows:
‖F (ζ(s)IN , κβ(s)Γ)‖∞
= sup
ω∈R
∥∥∥(IN−1 + ζ(jω)κβ(jω)ΛN−1)−1 ζ(jω)D(jω)∥∥∥
2
‖D(jω)‖2
= sup
j=2,...,N
sup
ω∈R
(
D∗(jω) (1 + ζ(jω)κβ(jω)λj)−2 ζ2(jω)D(jω)
D∗(jω)D(jω)
) 1
2

= sup
j=2,...,N
(
sup
ω∈R
(1 + ζ(jω)κβ(jω)λj)
−1 ζ(jω)
)
= sup
j=2,...,N
‖F (ζ(s), κβ (s)λj)‖∞ = ‖F (ζ(s), κβ (s)λ2)‖∞ , (A.53)
where the last equality follows from the fact that ‖F (ζ(s), κβ (s)λ)‖∞ is a decreasing
function of λ [104]. From (A.47) and (A.53), it is apparent that (5.29) is a suﬃcient
condition for global asymptotic synchronization.
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A.3 Hardware Prototypes
A.3.1 Sub-inverter for Multilevel Inverter System
1
1
3
4
1 2
L2
P2616_DM
Figure A.1: Sub-inverter schematic. Top-view of board layout.
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Figure A.2: Sub-inverter schematic. Power-stage and gate-drivers.
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Figure A.5: Sub-inverter schematic. Sensing circuitry.
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A.3.2 Three-Phase Inverter
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Figure A.6: Three-phase inverter schematic. Top-view of board layout.
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Figure A.3: Sub-inverter schematic. Sensing and auxiliary power supplies.
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Figure A.7: Three-phase inverter schematic. Phase b power stage.
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Figure A.8: Three-phase inverter schematic. Sensing and auxiliary power supplies.
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Figure A.9: Three-phase inverter schematic. Protection and user disable logic.
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Figure A.12: Three-phase inverter schematic. Phase c power stage.
140
REFERENCES
[1] W. Xiao, N. Ozog, and W. Dunford, Topology study of photovoltaic inter-
face for maximum power point tracking, IEEE Transactions on Industrial
Electronics, vol. 54, no. 3, pp. 16961704, June 2007.
[2] R. Pilawa-Podgurski and D. Perreault, Submodule integrated distributed
maximum power point tracking for solar photovoltaic applications, IEEE
Transactions on Power Electronics, vol. 28, no. 6, pp. 29572967, June 2013.
[3] P. Shenoy, K. Kim, B. Johnson, and P. Krein, Diﬀerential power processing
for increased energy production and reliability of photovoltaic systems, IEEE
Transactions on Power Electronics, vol. 28, no. 6, pp. 29682979, June 2013.
[4] S. Kjaer, J. Pedersen, and F. Blaabjerg, A review of single-phase grid-
connected inverters for photovoltaic modules, IEEE Transactions on Industry
Applications, vol. 41, no. 5, pp. 1292  1306, 2005.
[5] Q. Li and P. Wolfs, A review of the single phase photovoltaic module inte-
grated converter topologies with three diﬀerent dc link conﬁgurations, IEEE
Transactions on Power Electronics, vol. 23, no. 3, pp. 13201333, May 2008.
[6] D. Meneses, F. Blaabjerg, O. Garcia, and J. Cobos, Review and comparison
of step-up transformerless topologies for photovoltaic ac-module application,
IEEE Transactions on Power Electronics, vol. 28, no. 6, pp. 26492663, June
2013.
[7] F. Edwin, W. Xiao, and V. Khadkikar, Topology review of single phase grid-
connected module integrated converters for pv applications, in IECON 2012
- 38th Annual Conference on IEEE Industrial Electronics Society, Oct. 2012,
pp. 821827.
[8] A. Mohd, D. Ortjohann, and O. Omari, Review of control techniques for
inverters parallel operation, Electric Power Systems Research, vol. 80, no. 12,
pp. 14771487, Dec. 2010.
[9] J. Vasquez, J. Guerrero, A. Luna, P. Rodriguez, and R. Teodorescu, Adaptive
droop control applied to voltage-source inverters operating in grid-connected
141
and islanded modes, IEEE Trans. Ind. Electron., vol. 56, no. 10, pp. 4088
4096, Oct. 2009.
[10] F. Katiraei, M. Iravani, and P. Lehn, Small-signal dynamic model of a micro-
grid including conventional and electronically interfaced distributed resources,
IET Generation, Transmission Distribution, vol. 1, no. 3, pp. 369378, May
2007.
[11] B. Johnson, A. Davoudi, P. Chapman, and P. Sauer, A uniﬁed dynamic char-
acterization framework for microgrid systems, Electric Power Components
and Systems, vol. 40, no. 1, pp. 93111, Nov. 2011.
[12] , Microgrid dynamics characterization using the automated state model
generation algorithm, in IEEE Proc. Int. Symp. on Circuits and Syst., June
2010, pp. 27582761.
[13] Q.-C. Zhong, Robust droop controller for accurate proportional load sharing
among inverters operated in parallel, IEEE Trans. Ind. Electron., vol. 60,
no. 4, pp. 12811290, April 2013.
[14] J. Rodriguez, J.-S. Lai, and F. Z. Peng, Multilevel inverters: A survey of
topologies, controls, and applications, IEEE Trans. Ind. Electron., vol. 49,
no. 4, pp. 724738, Aug. 2002.
[15] J. Rodriguez, S. Bernet, B. Wu, J. Pontt, and S. Kouro, Multilevel voltage-
source-converter topologies for industrial medium-voltage drives, IEEE Trans.
Ind. Electron., vol. 54, no. 6, pp. 29302945, Dec. 2007.
[16] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. Franquelo, B. Wu, J. Ro-
driguez, M. Peandrez, and J. Leon, Recent advances and industrial applica-
tions of multilevel converters, IEEE Trans. Ind. Electron., vol. 57, no. 8, pp.
25532580, Aug. 2010.
[17] D. H. Lee, S. Lee, and F. Lee, An analysis of midpoint balance for the neutral-
point-clamped three-level VSI, in Power Electron. Specialists Conf., vol. 1,
May 1998, pp. 193199.
[18] M. Saeedifard, R. Iravani, and J. Pou, Analysis and control of dc-capacitor-
voltage-drift phenomenon of a passive front-end ﬁve-level converter, IEEE
Trans. Ind. Electron., vol. 54, no. 6, pp. 32553266, Dec. 2007.
[19] M. Marchesoni and P. Tenca, Diode-clamped multilevel converters: A prac-
ticable way to balance dc-link voltages, IEEE Trans. Ind. Electron., vol. 49,
no. 4, pp. 752765, Aug. 2002.
142
[20] F. Z. Peng, J.-S. Lai, J. McKeever, and J. VanCoevering, A multilevel voltage-
source converter system with balanced dc voltages, in Power Electron. Spe-
cialists Conf., vol. 2, June 1995, pp. 11441150.
[21] Z. Pan, F. Z. Peng, K. Corzine, V. Stefanovic, J. Leuthen, and S. Gataric,
Voltage balancing control of diode-clamped multilevel rectiﬁer/inverter sys-
tems, IEEE Trans. Ind. Electron., vol. 41, no. 6, pp. 16981706, Nov. 2005.
[22] J. Pou, R. Pindado, and D. Boroyevich, Voltage-balance limits in four-level
diode-clamped converters with passive front ends, IEEE Trans. Ind. Electron.,
vol. 52, no. 1, pp. 190  196, feb. 2005.
[23] J. Pou, R. Pindado, D. Boroyevich, P. Rodriguez, and J. Vicente, Voltage-
balancing strategies for diode-clamped multilevel converters, in Power Elec-
tron. Specialists Conf., vol. 5, June 2004, pp. 39883993.
[24] D.-W. Kang, W.-K. Lee, and D.-S. Hyun, Carrier-rotation strategy for voltage
balancing in ﬂying capacitor multilevel inverter, Electric Power Applications,
vol. 151, no. 2, pp. 239248, Mar. 2004.
[25] C. Feng, J. Liang, and V. G. Agelidis, Modiﬁed phase-shifted PWM control
for ﬂying capacitor multilevel converters, IEEE Trans. Ind. Electron., vol. 22,
no. 1, pp. 178185, Jan. 2007.
[26] G. Gateau, M. Fadel, P. Maussion, R. Bensaid, and T. Meynard, Multicell
converters: Active control and observation of ﬂying-capacitor voltages, IEEE
Trans. Ind. Electron., vol. 49, no. 5, pp. 9981008, Oct. 2002.
[27] S. Choi and M. Saeedifard, Capacitor voltage balancing of ﬂying capacitor
multilevel converters by space vector PWM, IEEE Trans. Power Delivery,
vol. 27, no. 3, pp. 11541161, July 2012.
[28] D. Holmes and T. Lipo, Pulse Width Modulation for Power Converters. Pis-
cataway, NJ: IEEE Press, 2003.
[29] B. McGrath and D. Holmes, Multicarrier PWM strategies for multilevel in-
verters, IEEE Transactions on Industrial Electronics, vol. 49, no. 4, pp. 858
 867, Aug. 2002.
[30] J. Chavarria, D. Biel, F. Guinjoan, C. Meza, and J. Negroni, Energy-balance
control of pv cascaded multilevel grid-connected inverters under level-shifted
and phase-shifted pwms, IEEE Transactions on Industrial Electronics, vol. 60,
no. 1, pp. 98111, Jan. 2013.
[31] B. Johnson, P. Krein, and P. Chapman, Photovoltaic ac module composed of
a very large number of interleaved inverters, in IEEE Appl. Power Electron.
Conf. and Expo., Mar. 2011, pp. 976981.
143
[32] B. McGrath and D. Holmes, Multicarrier PWM strategies for multilevel in-
verters, IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 858867, Aug 2002.
[33] S. Kouro, B. Wu, A. Moya, E. Villanueva, P. Correa, and J. Rodriguez, Con-
trol of a cascaded H-bridge multilevel converter for grid connection of photo-
voltaic systems, in Annual Conf. of IEEE on Ind. Electron., Nov. 2009, pp.
39763982.
[34] O. Alonso, P. Sanchis, E. Gubia, and L. Marroyo, Cascaded h-bridge mul-
tilevel converter for grid connected photovoltaic generators with independent
maximum power point tracking of each solar array, in Power Electronics Spe-
cialist Conference, vol. 2, June 2003, pp. 731735.
[35] E. Villanueva, P. Correa, J. Rodriguez, and M. Pacas, Control of a single-phase
cascaded h-bridge multilevel inverter for grid-connected photovoltaic systems,
IEEE Transactions on Industrial Electronics, vol. 56, no. 11, pp. 43994406,
Nov. 2009.
[36] B. Miwa, Interleaved conversion techniques for high density power supplies,
Ph.D. dissertation, Massachusetts Institute of Technology, Boston, MA, May
1992.
[37] C. Chang and M. Knights, Interleaving technique in distributed power con-
version systems, IEEE Trans. Circuits Syst. I: Fundam. Theory Appl., vol. 42,
no. 5, pp. 245251, May 1995.
[38] R. Giral, L. Martinez-Salamero, and S. Singer, Interleaved converters oper-
ation based on CMC, IEEE Trans. Power Electron., vol. 14, no. 4, pp. 643
652, Jul 1999.
[39] O. Garcia, P. Zumel, A. de Castro, and A. Cobos, Automotive dc-dc bidirec-
tional converter made with many interleaved buck stages, IEEE Trans. Power
Electron., vol. 21, no. 3, pp. 578586, May 2006.
[40] H. Mao, L. Yao, C. Wang, and I. Batarseh, Analysis of inductor current
sharing in nonisolated and isolated multiphase dc-dc converters, IEEE Trans.
Ind. Electron., vol. 54, no. 6, pp. 33793388, Dec. 2007.
[41] D. Garth, W. Benson, and E. Costague, Multi-phase, 2 kilowatt, high voltage,
regulated power supply, in Power Conditioning Specialists Conference Record,
1971, pp. 110116.
[42] S. Ozeri, D. Shmilovitz, S. Singer, and L. Martinez-Salamero, The mathe-
matical foundation of distributed interleaved systems, Circuits and Systems
I: Regular Papers, vol. 54, no. 3, pp. 610619, March 2007.
144
[43] S. Zhang, Analysis and minimization of the input current ripple of interleaved
boost converter, in IEEE Applied Power Electronics Conference and Exposi-
tion, Feb. 2012, pp. 852856.
[44] B. Miwa, D. Otten, and M. Schlecht, High eﬃciency power factor correction
using interleaving techniques, in Appl. Power Electron. Conf. and Expo., Feb
1992, pp. 557568.
[45] P.-W. Lee, Y.-S. Lee, D. Cheng, and X.-C. Liu, Steady-state analysis of an in-
terleaved boost converter with coupled inductors, IEEE Trans. Ind. Electron.,
vol. 47, no. 4, pp. 787795, Aug. 2000.
[46] B. Yang, W. Li, Y. Zhao, and X. He, Design and analysis of a grid-connected
photovoltaic power system, IEEE Trans. Power Electron., vol. 25, no. 4, pp.
9921000, April 2010.
[47] H. Desai, R. Maheswari, S. Sharma, and V. Shah, Extracting maximum power
from photo-voltaic power generator with unlike PWM pulses, in Industrial and
Information Systems, Dec. 2009, pp. 436441.
[48] S. Dhople, A. Davoudi, A. Domínguez-García, and P. Chapman, A uniﬁed ap-
proach to reliability assessment of multiphase dc-dc converters in photovoltaic
energy conversion systems, IEEE Trans. Power Electron., vol. 27, no. 2, pp.
739751, Feb. 2012.
[49] Y.-T. Lin and Y.-Y. Tzou, Digital control of a multi-phase interleaved PWM
inverter with minimal total harmonic distortion, in IEEE Power Electron.
Specialists Conf., June 2007, pp. 503509.
[50] C. Casablanca and J. Sun, Interleaving and harmonic cancellation eﬀects in
modular three-phase voltage-sourced converters, in IEEE Workshops on Com-
put. in Power Electron., July 2006, pp. 275281.
[51] E. Serban, M. Ngosi, and T. Monk, Parallel operation of multi-mode voltage
source inverter modules with equal load sharing in single phase ac systems, in
Int. Conf. on Optimization of Elect. and Electron. Equipment, May 2008, pp.
319326.
[52] Z. Ye, D. Boroyevich, and F. Lee, Paralleling non-isolated multi-phase PWM
converters, in IEEE Ind. Appl. Conf., vol. 4, Oct 2000, pp. 24332439.
[53] J.-F. Chen and C.-L. Chu, Combination voltage-controlled and current-
controlled PWM inverters for UPS parallel operation, IEEE Trans. Power
Electron., vol. 10, no. 5, pp. 547558, Sep. 1995.
145
[54] K. Siri, C. Lee, and T.-E. Wu, Current distribution control for parallel con-
nected converters: Part I, IEEE Transactions on Aerospace and Electronic
Systems, vol. 28, no. 3, pp. 829840, July 1992.
[55] B. Zhao, X. Zhang, and J. Chen, Integrated microgrid laboratory system,
IEEE Transactions on Power Systems, vol. 27, no. 4, pp. 21752185, Nov.
2012.
[56] J. Holtz and K.-H. Werner, Multi-inverter UPS system with redundant load
sharing control, IEEE Transactions on Industrial Electronics, vol. 37, no. 6,
pp. 506513, Dec. 1990.
[57] T. Kawabata and S. Higashino, Parallel operation of voltage source inverters,
IEEE Transactions on Industry Applications, vol. 24, no. 2, pp. 281287, March
1988.
[58] X. Sun, Y.-S. Lee, and D. Xu, Modeling, analysis, and implementation
of parallel multi-inverter systems with instantaneous average-current-sharing
scheme, IEEE Transactions on Power Electronics, vol. 18, no. 3, pp. 844
856, May 2003.
[59] Y.-K. Chen, Y.-E. Wu, T.-F. Wu, and C.-P. Ku, ACSS for paralleled multi-
inverter systems with DSP-based robust controls, IEEE Transactions on
Aerospace and Electronic Systems, vol. 39, no. 3, pp. 10021015, July 2003.
[60] Y. Xing, L. Huang, S. Sun, and Y. Yan, Novel control for redundant parallel
UPSs with instantaneous current sharing, in Power Conversion Conference,
2002. PCC-Osaka 2002. Proceedings of the, vol. 3, 2002, pp. 959963.
[61] R. Lasseter, Microgrids, in IEEE Power Eng. Society Winter Meeting, vol. 1,
2002, pp. 305308.
[62] P. Piagi and R. Lasseter, Autonomous control of microgrids, in IEEE Power
Eng. Society General Meeting, vol. 6, June 2006, pp. 18.
[63] M. Chandorkar, D. Divan, and R. Adapa, Control of parallel connected invert-
ers in standalone ac supply systems, IEEE Trans. Ind. Appl., vol. 29, no. 1,
pp. 136143, Jan. 1993.
[64] F. Katiraei and M. Iravani, Power management strategies for a microgrid with
multiple distributed generation units, IEEE Trans. Power Syst., Nov. 2006.
[65] E. Furtado, L. Aguirre, and L. Tôrres, UPS parallel balanced operation with-
out explicit estimation of reactive power: A simpler scheme, IEEE Trans.
Circuits Syst. II, Exp. Briefs, Oct. 2008.
146
[66] J. Guerrero, L. de Vicuna, J. Matas, M. Castilla, and J. Miret, A wireless
controller to enhance dynamic performance of parallel inverters in distributed
generation systems, IEEE Trans. Power Electron., vol. 19, no. 5, pp. 1205
1213, Sept. 2004.
[67] J. W. Simpson-Porco, F. Dörﬂer, and F. Bullo, Droop-controlled inverters are
Kuramoto oscillators, in 3rd IFAC Workshop on Distributed Estimation and
Control in Networked Systems, Sept. 2012, to appear.
[68] J. Matas, M. Castilla, L. de Vicuña, J. Miret, and J. Vasquez, Virtual
impedance loop for droop-controlled single-phase parallel inverters using a
second-order general-integrator scheme, Power Electronics, IEEE Transac-
tions on, vol. 25, no. 12, pp. 29933002, Dec. 2010.
[69] D. De and V. Ramanarayanan, Decentralized parallel operation of inverters
sharing unbalanced and nonlinear loads, IEEE Transactions on Power Elec-
tronics, vol. 25, no. 12, pp. 3015 3025, Dec. 2010.
[70] J. He, Y. W. Li, J. Guerrero, J. Vasquez, and F. Blaabjerg, An island-
ing microgrid reactive power sharing scheme enhanced by programmed vir-
tual impedances, in Power Electronics for Distributed Generation Systems
(PEDG), 2012 3rd IEEE International Symposium on, June 2012, pp. 229
235.
[71] C.-T. Lee, C.-C. Chu, and P.-T. Cheng, A new droop control method for
the autonomous operation of distributed energy resource interface converters,
Power Electronics, IEEE Transactions on, vol. 28, no. 4, pp. 1980 1993, April
2013.
[72] J. W. Simpson-Porco, F. Dörﬂer, and F. Bullo, Synchronization and power
sharing for droop-controlled inverters in islanded microgrids, Nov. 2012, sub-
mitted.
[73] J. W. Simpson-Porco, F. Dörﬂer, Q. Shaﬁee, J. M. Guerrero, and F. Bullo,
Stability, power sharing, & distributed secondary control in droop-controlled
microgrids, Vancouver, BC, Canada, July 2013, submitted.
[74] A. Yazdani and R. Iravani, Voltage-Sourced Converters in Power Systems.
Wiley, 2010.
[75] T. Esram, Modeling and control of an alternating-current photovoltaic mod-
ule, Ph.D. dissertation, University of Illinois at Urbana-Champaign, Urbana,
IL, Sept. 2010.
[76] T. Esram and P. Chapman, Comparison of photovoltaic array maximum power
point tracking techniques, IEEE Transactions on Energy Conversion, vol. 22,
no. 2, pp. 439449, June 2007.
147
[77] R. Erickson and D. Maksimovic, Fundamentals of Power Electronics. Springer,
2001.
[78] R. Teodorescu, F. Blaabjerg, M. Liserre, and P. Loh, Proportional-resonant
controllers and ﬁlters for grid-connected voltage-source converters, IEE Pro-
ceedings Electric Power Applications, vol. 153, no. 5, pp. 750 762, Sept. 2006.
[79] P. Krein and R. Balog, Cost-eﬀective hundred-year life for single-phase invert-
ers and rectiﬁers in solar and LED lighting applications based on minimum ca-
pacitance requirements and a ripple power port, in Applied Power Electronics
Conference and Exposition, Feb. 2009, pp. 620625.
[80] P. T. Krein, Elements of Power Electronics. New York, NY: Oxford University
Press, 1998.
[81] F. Blaabjerg, R. Teodorescu, M. Liserre, and A. Timbus, Overview of con-
trol and grid synchronization for distributed power generation systems, IEEE
Trans. Ind. Electron., vol. 53, no. 5, pp. 13981409, Oct. 2006.
[82] S. Qin, K. Kim, and R. Pilawa, Laboratory emulation of a photovoltaic module
for controllable insolation and realistic dynamic performance, in Power and
Energy Conference at Illinois, Feb. 2013, submitted.
[83] B. Johnson, P. Krein, Z. Zheng, and A. Lentine, A single-stage three-phase
AC module for high-voltage photovoltaics, in IEEE Applied Power Electronics
Conference and Exposition, Feb. 2012, pp. 885891.
[84] J. Cruz-Campa, G. Nielson, M. Okandan, M. Wanlass, C. Sanchez, P. Resnick,
P. Clews, T. Pluym, and V. Gupta, Back-contacted and small form factor
GaAs solar cell, in Photovoltaic Specialists Conference (PVSC), 2010 35th
IEEE, June 2010, pp. 001 248 001 252.
[85] J. Cruz-Campa, D. Zubia, M. Okandan, P. Resnick, R. Grubbs, P. Clews,
T. Pluym, R. Young, V. Gupta, and G. Nielson, Thin and small form factor
cells: Simulated behavior, in Photovoltaic Specialists Conference (PVSC),
2010 35th IEEE, June 2010, pp. 001 348 001 351.
[86] G. Nielson, M. Okandan, P. Resnick, J. Cruz-Campa, T. Pluym, P. Clews,
E. Steenbergen, and V. Gupta, Microscale c-Si (c)PV cells for low-cost power,
in Photovoltaic Specialists Conference (PVSC), 2009 34th IEEE, June 2009,
pp. 001 816 001 821.
[87] A. Lentine, G. Nielson, M. Okandan, W. Sweatt, J. Cruz-Campa, and
V. Gupta, Optimal cell connections for improved shading, reliability, and
spectral performance of microsystem enabled photovoltaic (MEPV) modules,
in Photovoltaic Specialists Conference (PVSC), 2010 35th IEEE, June 2010,
pp. 30483054.
148
[88] B. Furman, E. Menard, A. Gray, M. Meitl, S. Bonafede, D. Kneeburg,
K. Ghosal, R. Bukovnik, W. Wagner, J. Gabriel, S. Seel, and S. Burroughs,
A high concentration photovoltaic module utilizing micro-transfer printing
and surface mount technology, in Photovoltaic Specialists Conference (PVSC),
2010 35th IEEE, June 2010.
[89] J. Yoon, A. Baca, S.-I. Park, P. Elvikis, J. Geddes, L. Li, R. Kim, J. Xiao,
S. Wang, T. Kim, M. Motala, B. Ahn, E. Duoss, J. Lewis, R. Nuzzo, P. Ferreira,
Y. Huang, A. Rockett, and J. Rogers, Ultrathin silicon solar microcells for
semitransparent, mechanically ﬂexible and microconcentrator module designs,
Nature Materials, vol. 7, no. 1, pp. 907915, Oct. 2008.
[90] K. Taira and J. Nakata, Catching rays, Nature Photonics, vol. 4, no. 1, pp.
602603, Sept. 2010.
[91] F. Varela, J. P. Lachaux, E. Rodriguez, and J. Martinerie, The brainweb:
Phase synchronization and large-scale integration, Nature Reviews Neuro-
science, vol. 2, no. 4, pp. 229239, April 2001.
[92] C. Liu, D. R. Weaver, S. H. Strogatz, and S. M. Reppert, Cellular construction
of a circadian clock: Period determination in the suprachiasmatic nuclei, Cell,
vol. 91, no. 6, pp. 855860, Dec. 1997.
[93] J. Pantaleone, Stability of incoherence in an isotropic gas of oscillating neu-
trinos, Phys. Rev. D, vol. 58, p. 073002, Aug. 1998.
[94] S. H. Strogatz, Nonlinear Dynamics and Chaos: With Applications to Physics,
Biology, Chemistry, and Engineering, 1st ed., ser. Studies in nonlinearity.
Westview Press, Jan. 2001.
[95] C.-X. Fan, G.-P. Jiang, and F.-H. Jiang, Synchronization between two com-
plex dynamical networks using scalar signals under pinning control, IEEE
Trans. Circuits Syst. I: Fundam. Theory Appl., Nov. 2010.
[96] L. Chua, Passivity and complexity, IEEE Trans. Circuits Syst. I: Fundam.
Theory Appl., vol. 46, no. 1, pp. 7182, Jan. 1999.
[97] F. Dörﬂer and F. Bullo, Exploring synchronization in complex oscillator net-
works, in IEEE Conference on Decision and Control, Maui, HI, USA, Dec.
2012, pp. 71577170.
[98] M. Arcak, Passivity as a design tool for group coordination, IEEE Trans.
Autom. Control, vol. 52, no. 8, pp. 13801390, Aug. 2007.
[99] G.-B. Stan and R. Sepulchre, Analysis of interconnected oscillators by dis-
sipativity theory, IEEE Trans. Autom. Control, vol. 52, no. 2, pp. 256270,
Feb. 2007.
149
[100] G.-B. Stan, Global analysis and synthesis of oscillations: A dissipativity ap-
proach, Ph.D. dissertation, Univ. of Liege, Belgium, May 2005.
[101] A. Pogromsky and H. Nijmeijer, Cooperative oscillatory behavior of mutually
coupled dynamical systems, IEEE Trans. Circuits Syst. I: Fundam. Theory
Appl., vol. 48, no. 2, pp. 152162, Feb. 2001.
[102] L. A. B. Tôrres, J. P. Hespanha, and J. Moehlis, Power supplies synchro-
nization without communication, in Proc. of the Power and Energy Society
General Meeting, July 2012.
[103] A. Hamadeh, G.-B. Stan, and J. Gonçalves, Constructive Synchronization of
Networked Feedback Systems, in IEEE Conference on Decision and Control,
Dec. 2010, pp. 67106715.
[104] A. Hamadeh, Constructive Robust Synchronization of Networked Control Sys-
tems, Ph.D. dissertation, Cambridge University, UK, June 2010.
[105] A. Dhawan, A. Hamadeh, and B. Ingalls, Designing synchronization proto-
cols in networks of coupled nodes under uncertainty, in American Control
Conference, June 2012, pp. 49454950.
[106] A. Van der Schaft, L2-Gain and Passivity Techniques in Nonlinear Control, ser.
Lecture Notes in Control and Information Sciences. London, UK: Springer,
1996.
[107] H. Khalil, Nonlinear Systems, 3rd ed., P. Hall, Ed. Upper Saddle River, NJ:
Prentice Hall, 2002.
[108] L. B. Cremean and R. M. Murray, Stability analysis of interconnected non-
linear systems under matrix feedback, in Proc. IEEE Conf. on Decision and
Control, vol. 3, Dec. 2003, pp. 30783083.
[109] R. Olfati-Saber and R. M. Murray, Consensus problems in networks of
agents with switching topology and time-delays, IEEE Trans. Autom. Con-
trol, vol. 49, no. 9, pp. 15201533, Sept. 2004.
[110] K. Zhou, J. Doyle, and K. Glover, Robust and Optimal Control. Prentice Hall,
1996.
[111] I. S. Gradshteyn and I. M. Ryzhik, Table of Integrals, Series, and Products.
New York, NY: Academic Press, 1965.
150
